請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25232
標題: | 高速CMOS時脈產生及資料回復電路設計 Design of High-Speed CMOS Clock Generation and Data Recovery Circuits |
作者: | Che-Fu Liang 梁哲夫 |
指導教授: | 劉深淵(Shen-Iuan Liu) |
關鍵字: | 鎖相迴路,頻率合成器,時脈與資料回復電路, Phase-Locked-Loop,Frequency Synthesizer,Clock and Data Recovery Circuit, |
出版年 : | 2007 |
學位: | 博士 |
摘要: | 摘要
隨著CMOS製程的進步以及對高速資料傳輸的需求增加,較以往利用到更多頻寬的新規格大量增加且對於高效能類比電路的要求亦與日俱增。在這些電路設計中,歷史悠久的鎖相迴路與其高速應用扮演很重要的角色。雖然相關的電路技巧已發展多年,我們仍然需要新的系統架構及電路技巧來克服與日俱增的電路速度限制。 因此在這本論文裡,我們專注在應用於高速無線及有線系統的鎖相系統設計,其中包括時脈產生及資料回復電路。我們提出了數種系統架構及電路技巧來紓解現今高速CMOS傳送接收機設計的瓶頸。 首先,一個有著自動追蹤能力的數位充電泵校正技巧被提出,其可應用於傳統的鎖相系統中。我們使用了0.18微米 CMOS 製程來製作一個5GHz的頻率合成器來驗證此校正技巧。量測到的輸出邊頻在使用此技巧後在5.2GHz可被壓抑5.35dB. 而所有量測到的輸出邊頻在整個工作頻率範圍內都小於-68.5dBc. 最終量測到相位雜訊在1MHz的頻率間隔下為-110dBc/Hz 。 接著,一個可應用於超寬頻系統中的全頻域頻率合成器在0.18微米 CMOS 製程中被實現。藉由使用一個四相位輸出的除三電路及一個兩級的單邊頻混頻器,所有因單邊混頻而產生的非理想邊頻都至少比主輸出頻率小35dB。整個電路的核心面積為1.5 mm2而整體消耗功率為160mW。 之後我們使用0.18微米 CMOS 製程製作了一個使用閘式數位控制振盪器的10Gb/s 無電感突發式時脈資料回復電路。其中我們使用了一組數位頻率校正架構來減少功率及晶片面積的消耗。 此突發式時脈資料回復電路的有效晶片面積為0.16mm2且從1.8伏的電源供應器消耗36mW。量測到的均方根擾動及峰對峰擾動分別為8.5ps及42.7ps。 在有了突發式時脈資料回復電路的基本知識後,我們將呈現一10Gb/s的時脈資料回復電路,其有著較高的擾動容忍能力。藉由使用一組以閘式數位控制振盪器為基底的相位偵測器,此電路達成了較傳統時脈資料回復電路還寬的線性區域且其擾動容忍能力也增為兩倍,然而其擾動轉移函數並未被影響。此原型電路使用0.13微米 CMOS 製程製作且從1.5伏的電源供應器消耗60mW。其有效晶片面積為0.36mm2。量測結果顯示此時脈資料回復電路在一10Gb/s 的27-1 PRBS輸入下,其均方根擾動及峰對峰擾動分別為0.96ps及7.11ps。最終,我們將為此論文作出結論。 ABSTRACT With the progress of the CMOS technologies and the increasing demand for high-speed data communications, new specifications utilizing wider bandwidth than before spawns and the needs for high-performance analog circuits augment as well. The long-standing phase-locked loop (PLL) and its high-speed applications play major roles in these designs. Though relating techniques for PLL have prospered for years, new system architectures and circuit topologies are still desired to overcome the ever-increasing speed limitation. Hence, in this dissertation we focus on the design and application of phase-locked systems for high-speed wireless or wire-line applications, including clock generation and data recovery circuits. Several system architectures and circuit topologies are proposed to alleviate the design bottleneck on high-speed CMOS transceivers. First, a digital technique with auto-tracking ability is presented to calibrate the current mismatch of the charge pump in phase-locked systems. A 5GHz frequency synthesizer is used to justify the proposed calibration technique. It has been has been implemented in 0.18µm CMOS. The measured output spur is suppressed by 5.35dB at 5.2GHz after the calibration circuits are active. The measured output spur levels are less than -68.5 dBc throughout the whole output frequency range. The measured phase noise is -110dBc/Hz at an offset frequency of 1MHz. Next, a 14-band frequency synthesizer for ultra-wideband (UWB) applications has been implemented in 0.18µm CMOS. The unwanted spurs due to frequency mixing are at least –35dB lower than the output carriers by using a quadrature divide-by-3 circuit and a two-stage single-sideband mixer. The core circuit area is 1.5 mm2 and total power consumption is 160mW. Hereafter, a 10Gbps inductorless burst-mode clock and data recovery (BMCDR) circuit using a gated digital-controlled oscillator has been fabricated in 0.18µm CMOS. The digitally frequency-calibrated architecture is adopted to save the power consumption and chip area. The CDR circuit occupies an active area of 0.16mm2 and draws 36mW from a 1.8V supply. The measured rms jitter and peak-to-peak jitter is 8.5ps and 42.7ps, respectively. With the knowledge of BMCDR circuits, a jitter-tolerance-enhanced 10Gb/s clock and data recovery (CDR) circuit is presented. By using a gated-digital-controlled oscillator (GDCO), the proposed GDCO-based phase detector achieves a wide linear range and its jitter tolerance is enhanced by a factor of 2 without sacrificing the jitter transfer. The prototype chip has been fabricated in 0.13µm CMOS and consumes 60mW from a 1.5V supply. It occupies an active area of 0.36mm2. Measurements on the testchip demonstrate an rms jitter of 0.96ps and a peak-to-peak jitter of 7.11ps with a 27-1 PRBS. Finally, we conclude this dissertation. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25232 |
全文授權: | 未授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 4.26 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。