請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/24999
標題: | 階層式類迴旋低密度奇偶校驗碼之半平行分層解碼器架構設計 Semi-Parallel Layered Decoder Architecture Design for Hierarchical QC LDPC Codes |
作者: | Kuo-Hsing Juan 阮國興 |
指導教授: | 顧孟愷(Mong-Kai Ku) |
關鍵字: | 低密度奇偶校驗碼,解碼器架構,分層解碼, LDPC,Layered Decoding,Decoder Architecture,QC LDPC,Semi-Parallel, |
出版年 : | 2007 |
學位: | 碩士 |
摘要: | The decoding algorithm of Low-Density Parity-Check (LDPC) codes is an iterative procedure. Therefore if the number of iterations can be reduced, the decoding throughput can be increased proportionally. The layered decoding algorithm is a fast converging decoding schedule which can reduce the number of iterations in half and has better coding gain performance than the conventional decoding schedule, two phase schedule. In this thesis, a LDPC decoder architecture using a fast converging layered decoding algorithm is presented. This hierarchical architecture is highly scalable and configurable. Two-level
hierarchical quasi-cyclic LDPC codes are used to provide good coding gain and low error floor at long codeword length. We also develop a novel compensation method, mixedmode min sum algorithm, which can provide better BER performance and need less iterations than the scaling min sum. Several designs are implemented on Altera Stratix II EP2S130 FPGA. The LDPC decoder implementation with 2 first level decoding blocks and 32 second level decoding units can achieve close to 1 Gbps information throughput. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/24999 |
全文授權: | 未授權 |
顯示於系所單位: | 資訊網路與多媒體研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 1.71 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。