請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/21139
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 黃定洧(Ding-Wei Huang) | |
dc.contributor.author | Yuan-Po Lin | en |
dc.contributor.author | 林淵博 | zh_TW |
dc.date.accessioned | 2021-06-08T03:27:37Z | - |
dc.date.copyright | 2019-12-26 | |
dc.date.issued | 2019 | |
dc.date.submitted | 2019-12-11 | |
dc.identifier.citation | 1. Lilienfeld, J.E., 'Device for controlling electric current,' 1928, US patent 1900018.
2. Lilienfeld, J.E., 'Method and apparatus for controlling electric currents,' 1925, US patent 1745175. 3. Kahng, D., 'Electric field controlled semiconductor device,' 1963, US Patent 3102230. 4. Bohr, M., 'The evolution of scaling from the homogeneous era to the heterogeneous era,' 2011 International Electron Devices Meeting. 2011, IEDM 11-1. 5. Moore, G.E., 'Cramming More Components Onto Integrated Circuits,' Proceedings of the IEEE, 1998. 86(1), pp. 82-85. 6. Dennard, R.H., Gaensslen, F.H., Rideout, V.L., Bassous, E., and LeBlanc, A.R., 'Design of ion-implanted MOSFET's with very small physical dimensions,' IEEE Journal of Solid-State Circuits, 1974, 9(5), pp. 256-268. 7. Colinge, J.-P. and Greer, J.C., Nanowire Transistors: Physics of Devices and Materials in One Dimension. 2016, Cambridge University Press. 8. Ieong, M., 'Semiconductor Industry Driven by Applications: Artificial Intelligence and Internet-of-Things,' 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), 2018, pp. 1-2. 9. Xie, Q., Lee, C., Xu, J., Wann, C., Sun, J.Y., and Taur, Y., 'Comprehensive Analysis of Short-Channel Effects in Ultrathin SOI MOSFETs,' IEEE Transactions on Electron Devices, 2013, 60(6), pp. 1814-1819. 10. Suzuki, E., Ishii, K., Kanemaru, S., Maeda, T., Tsutsumi, T., Sekigawa, T., Nagai, K., and Hiroshima, H., 'Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs,' IEEE Transactions on Electron Devices, 2000. 47(2), pp. 354-359. 11. Duvvury, C., 'A guide to short-channel effects in MOSFETs,' IEEE Circuits and Devices Magazine, 1986, 2(6), pp. 6-10. 12. Pearce, C.W. and Yaney, D.S., 'Short-channel effects in MOSFET's,' IEEE Electron Device Letters, 1985, 6(7), pp. 326-328. 13. Liu, Z., Hu, C., Huang, J., Chan, T., Jeng, M., Ko, P.K., and Cheng, Y.C., 'Threshold voltage model for deep-submicrometer MOSFETs,' IEEE Transactions on Electron Devices, 1993, 40(1), pp. 86-95. 14. Yau, L.D., 'A simple theory to predict the threshold voltage of short-channel IGFET's,' Solid-State Electronics, 1974, 17(10), pp. 1059-1063. 15. Al-Mistarihi, M.F., Rjoub, A., and Al-Taradeh, N.R., 'Drain induced barrier lowering (DIBL) accurate model for nanoscale Si-MOSFET transistor,' 2013 25th International Conference on Microelectronics (ICM), 2013, pp. 1-4. 16. Mutlu, A.A. and Rahman, M., 'Two-dimensional analytical model for drain induced barrier lowering (DIBL) in short channel MOSFETs,' Proceedings of the IEEE SoutheastCon 2000, 'Preparing for The New Millennium' (Cat. No.00CH37105), 2000, pp. 340-344. 17. Chamberlain, S.G. and Ramanan, S., 'Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations,' IEEE Transactions on Electron Devices, 1986, 33(11), pp. 1745-1753. 18. Sze, S.M. and Ng, K.K., Physics of semiconductor devices, Third ed., 2006, John wiley & sons. 19. Yang, S.H., Sheu, J.Y., Ieong, M.K., Chiang, M.H., Yamamoto, T., Liaw, J.J., Chang, S.S., Lin, Y.M., Hsu, T.L., Hwang, J.R., Ting, J.K., Wu, C.H., Ting, K.C., Yang, F.C., Liu, C.M., Wu, I.L., Chen, Y.M., Chent, S.J., Chen, K.S., Cheng, J.Y., Tsai, M.H., Chang, W., Chen, R., Chen, C.C., Lee, T.L., Lin, C.K., Yang, S.C., Sheu, Y.M., Tzeng, J.T., Lu, L.C., Jang, S.M., Diaz, C.H., and Mii, Y., '28nm metal-gate high-K CMOS SoC technology for high-performance mobile applications,' 2011 IEEE Custom Integrated Circuits Conference (CICC), 2011, pp. 1-5. 20. Bohr, M.T., Chau, R.S., Ghani, T., and Mistry, K., 'The High-k Solution,' IEEE Spectrum, 2007, 44(10), pp. 29-35. 21. Yang-Kyu, C., Lindert, N., Peiqi, X., Tang, S., Daewon, H., Anderson, E., Tsu-Jae, K., Bokor, J., and Chenming, H., 'Sub-20 nm CMOS FinFET technologies,' International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), 2001, IEDM 01-421. 22. Xuejue, H., Wen-Chin, L., Kuo, C., Hisamoto, D., Leland, C., Kedzierski, J., Anderson, E., Takeuchi, H., Yang-Kyu, C., Asano, K., Subramanian, V., Tsu-Jae, K., Bokor, J., and Chenming, H., 'Sub-50 nm P-channel FinFET,' IEEE Transactions on Electron Devices, 2001, 48(5), pp. 880-886. 23. Tang, S.H., Chang, L., Lindert, N., Yang-Kyu, C., Wen-Chin, L., Xuejue, H., Subramanian, V., Bokor, J., Tsu-Jae, K., and Chenming, H., 'FinFET-a quasi-planar double-gate MOSFET,' 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. ISSCC (Cat. No.01CH37177), 2001, pp. 1-3. 24. Hisamoto, D., Wen-Chin, L., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., Tsu-Jae, K., Bokor, J., and Chenming, H., 'FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,' IEEE Transactions on Electron Devices, 2000, 47(12), pp. 2320-2325. 25. Xuejue, H., Wen-Chin, L., Charles, K., Hisamoto, D., Leland, C., Kedzierski, J., Anderson, E., Takeuchi, H., Yang-Kyu, C., Asano, K., Subramanian, V., Tsu-Jae, K., Bokor, J., and Chenming, H., 'Sub 50-nm FinFET: PMOS,' International Electron Devices Meeting 1999, Technical Digest (Cat. No.99CH36318), 1999, IEDM 99-67. 26. Prasad, C., Jiang, L., Singh, D., Agostinelli, M., Auth, C., Bai, P., Eiles, T., Hicks, J., Jan, C.H., Mistry, K., Natarajan, S., Niu, B., Packan, P., Pantuso, D., Post, I., Ramey, S., Schmitz, A., Sell, B., Suthram, S., Thomas, J., Tsai, C., and Vandervoorn, P., 'Self-heat reliability considerations on Intel's 22nm Tri-Gate technology,' 2013 IEEE International Reliability Physics Symposium (IRPS), 2013, 5D.1.1. 27. Wu, S., Lin, C.Y., Chiang, M.C., Liaw, J.J., Cheng, J.Y., Yang, S.H., Liang, M., Miyashita, T., Tsai, C.H., Hsu, B.C., Chen, H.Y., Yamamoto, T., Chang, S.Y., Chang, V.S., Chang, C.H., Chen, J.H., Chen, H.F., Ting, K.C., Wu, Y.K., Pan, K.H., Tsui, R.F., Yao, C.H., Chang, P.R., Lien, H.M., Lee, T.L., Lee, H.M., Chang, W., Chang, T., Chen, R., Yeh, M., Chen, C.C., Chiu, Y.H., Chen, Y.H., Huang, H.C., Lu, Y.C., Chang, C.W., Tsai, M.H., Liu, C.C., Chen, K.S., Kuo, C.C., Lin, H.T., Jang, S.M., and Ku, Y., 'A 16nm FinFET CMOS technology for mobile SoC and computing applications,' 2013 IEEE International Electron Devices Meeting, 2013, IEDM13-224. 28. Wu, S., Lin, C.Y., Chiang, M.C., Liaw, J.J., Cheng, J.Y., Yang, S.H., Tsai, C.H., Chen, P.N., Miyashita, T., Chang, C.H., Chang, V.S., Pan, K.H., Chen, J.H., Mor, Y.S., Lai, K.T., Liang, C.S., Chen, H.F., Chang, S.Y., Lin, C.J., Hsieh, C.H., Tsui, R.F., Yao, C.H., Chen, C.C., Chen, R., Lee, C.H., Lin, H.J., Chang, C.W., Chen, K.W., Tsai, M.H., Chen, K.S., Ku, Y., and Jang, S.M., 'A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um2 high density 6-T SRAM cell for mobile SoC applications,' 2016 IEEE International Electron Devices Meeting (IEDM), 2016, IEDM16-43. 29. Zhuo, Y., Li, X., Sun, Y., Li, X., Shi, Y., Chen, S., Hu, S., and Guo, A., 'Statistical Variability Analysis in Vertically Stacked Gate All Around FETs at 7 nm Technology,' 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2018. pp.1-3. 30. Yoon, J.-S., Rim, T., Kim, J., Meyyappan, M., Baek, C.-K., and Jeong, Y.-H., 'Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths,' Applied Physics Letters, 2014, 105(10), pp. 102105. 31. Ortiz-Conde, A., Garcı́a Sánchez, F.J., Liou, J.J., Cerdeira, A., Estrada, M., and Yue, Y., 'A review of recent MOSFET threshold voltage extraction methods,' Microelectronics Reliability, 2002, 42(4), pp. 583-596. 32. Tsuno, M., Suga, M., Tanaka, M., Shibahara, K., Miura-Mattausch, M., and Hirose, M., 'Physically-based threshold voltage determination for MOSFET's of all gate lengths,' IEEE Transactions on Electron Devices, 1999, 46(7), pp. 1429-1434. 33. Si, M. and Ye, P.D., 'Steep slope 2D negative capacitance CMOS devices: MoS2and WSe2,' 2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), 2018, pp.1-2. 34. Alghamdi, S., Si, M., Yang, L., and Ye, P.D., 'Low frequency noise in MOS2 negative capacitance field-effect transistor,' 2018 IEEE International Reliability Physics Symposium (IRPS), 2018, P-TX.1-1. 35. Chiu, P. and Hu, V.P., 'Analysis of subthreshold swing and internal voltage amplification for hysteresis-free negative capacitance FinFETs,' 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM), 2017, pp. 134-135. 36. Jo, J. and Shin, C., 'Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching,' IEEE Electron Device Letters, 2016, 37(3), pp. 245-248. 37. Bizindavyi, J., Verhulst, A.S., Sorée, B., and Groeseneken, G., 'Impact of calibrated band-tails on the subthreshold swing of pocketed TFETs,' 2018 76th Device Research Conference (DRC), 2018, pp. 1-2. 38. Wu, J. and Taur, Y., 'Reduction of TFET OFF-Current and Subthreshold Swing by Lightly Doped Drain,' IEEE Transactions on Electron Devices, 2016, 63(8), pp. 3342-3345. 39. Rao, M., Ranjan, R., Pradhan, K.P., and Sahu, P.K., 'Performance analysis of symmetric High-k Spacer (SHS) Trigate SOI TFET,' 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), 2016, pp. 133-136. 40. Jae Young, S., Woo Young, C., Ju Hee, P., Jong Duk, L., and Byung-Gook, P., 'Design optimization of gate-all-around (GAA) MOSFETs,' IEEE Transactions on Nanotechnology, 2006, 5(3), pp. 186-191. 41. Bae, G., Bae, D., Kang, M., Hwang, S.M., Kim, S.S., Seo, B., Kwon, T.Y., Lee, T.J., Moon, C., Choi, Y.M., Oikawa, K., Masuoka, S., Chun, K.Y., Park, S.H., Shin, H.J., Kim, J.C., Bhuwalka, K.K., Kim, D.H., Kim, W.J., Yoo, J., Jeon, H.Y., Yang, M.S., Chung, S., Kim, D., Ham, B.H., Park, K.J., Kim, W.D., Park, S.H., Song, G., Kim, Y.H., Kang, M.S., Hwang, K.H., Park, C., Lee, J., Kim, D., Jung, S., and Kang, H.K., '3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications,' 2018 IEEE International Electron Devices Meeting (IEDM), 2018, IEDM18-656. 42. Sachid, A.B., Manoj, C.R., Sharma, D.K., and Rao, V.R., 'Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization,' IEEE Electron Device Letters, 2008, 29(1), pp. 128-130. 43. Ma, M., Wu, C., Yang, T., Kao, K., Wu, W., Wang, S., Chao, T., and Lei, T., 'Impact of High-k Offset Spacer in 65-nm Node SOI Devices,' IEEE Electron Device Letters, 2007, 28(3), pp. 238-241. 44. Ma, M.-W., Chao, T.-S., Kao, K.-H., Huang, J.-S., and Lei, T.-F., 'Fringing Electric Field Effect on 65-nm-Node Fully Depleted Silicon-on-Insulator Devices,' Japanese Journal of Applied Physics, 2006. 45(9A), pp. 6854-6859. 45. Ma, M.-W., Chao, T.-S., Kao, K.-H., Huang, J.-S., and Lei, T.-F., 'High-κ Material Sidewall with Source/Drain-to-Gate Non-overlapped Structure for Low Standby Power Applications,' Japanese Journal of Applied Physics, 2006, 45(11), pp. 8656-8658. 46. Yang, Y., Lou, H., and Lin, X., 'High-k Spacer Consideration of Ultrascaled Gate-All-Around Junctionless Transistor in Ballistic Regime,' IEEE Transactions on Electron Devices, 2018, 65(12), pp. 5282-5288. 47. Sachid, A.B., Huang, Y., Chen, Y., Chen, C., Lu, D.D., Chen, M., and Hu, C., 'FinFET With Encased Air-Gap Spacers for High-Performance and Low-Energy Circuits,' IEEE Electron Device Letters, 2017, 38(1), pp. 16-19. 48. Sachid, A.B., Chen, M., and Hu, C., 'Bulk FinFET With Low-κ Spacers for Continued Scaling,' IEEE Transactions on Electron Devices, 2017, 64(4), pp. 1861-1864. 49. Gupta, S. and Nandi, A., 'Effect of air spacer on analog performance of underlap tri-gate FinFET,' Superlattices and Microstructures, 2017, 109, pp. 693-701. 50. Bisnoi, S. and Dasgupta, S., 'Parasitic capacitances of Dual-K spacer FinFET,' 2016 Conference on Emerging Devices and Smart Systems (ICEDSS), 2016, pp. 1-3. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/21139 | - |
dc.description.abstract | 傳統金氧半場效電晶體(Metal-Oxide-Semiconductor Field-Effect Transistors, MOSFET)隨著摩爾定律(Moore’s Law)的進展持續微縮,導致閘極對通道的控制能力降低引起短通道效應(Short Channel Effects, SCE)產生。為了提升閘極對通道的控制能力及抑制短通道效應,發展出鰭式場效電晶體(Fin Field Effect Transistors, FinFET),使得半導體工業產生重大突破。為了進一步提升元件效能及抑制短通道效應,環繞式閘極場效電晶體由於其具有最大的表面積與體積比(Surface-to-Volume Ratio),具有比 FinFET 更優異的元件效能及閘極對通道控制能力,而被認為是下一世代得以取代 FinFET 的候選結構。
本論文研究參考 5 nm 技術節點之低功率環繞式閘極場效電晶體之結構參數,使用欠疊結構(Underlap Structure)以抑制漏電流的產生,然而由於欠疊結構使通道電阻上升會導致導通電流急遽衰退而降低元件效能。因此,需搭配高介電常數材料製作側壁(Spacer)以提升閘極邊緣電場(Gate Fringing Field)耦合至欠疊區域降低電阻值。然而高介電常數的側壁也會導致較高的閘極電容,使元件本質延遲時間增加,因此採用雙重側壁結構設計,藉由真空製作的外部側壁與 HfO2 製作的內部側壁,可以同時降低閘極電容並進一步提升元件電性表現。雙重側壁結構材料選擇完畢後對側壁長度及高度進行優化,並求得 Linner = 3.75 nm、Hinner = 6.00 nm 時會有最好的表現。然而由於源極偏壓與汲極偏壓不同,對稱型的側壁結構不見得能得到元件最佳的表現,因此進行非對稱型結構設計,並求得汲極端側壁在 Linner,D = 3.75 nm、Hinner,D = 3.00 nm 具有最佳的開關比、次臨界擺幅及汲極引發位能障下降,作為本論文整體研究的最佳設計。 | zh_TW |
dc.description.abstract | Conventional metal-oxide-semiconductor field-effect transistors (MOSFET) continue to scale with Moore's Law, resulting in reduced gate-to-channel controllability which in turn leads to short channel effects. In order to improve the gate-to-channel controllability and suppress the short channel effects, fin-field effect transistors (FinFET) have been developed and brought the substantial breakthrough for the semiconductor manufacturing technology. In order to further improve device performance and suppress short channel effects, the gate-all-around field-effect transistors (GAAFET) has superior device performance and gate-to-channel controllability than FinFET due to its maximum surface-to-volume ratio. And is considered to be the candidate structure for the next generation to replace FinFET.
In this thesis, the GAAFETs are designed according to structure parameters for the 5-nm technology node for low-power applications and the underlap structure is used to suppress the leakage current. However, due to the underlap structure, the increase of the channel resistance will cause the on-state current to decrease rapidly and reduce the device performance. Therefore, it is necessary to make a spacer with a high dielectric constant (High-κ) material to increase the gate fringing field coupled to the underlap region to reduce the resistance. However, the High-κ spacer also results in a higher gate capacitance, which increases the intrinsic delay of device. Therefore, with the dual spacer structure design, the external spacer made of vacuum and the inner spacer made of HfO2 can simultaneously reduce the gate capacitance and further enhance the electrical performance of the device. After selecting the materials for the dual spacer structure, the length and height of the inner spacer are optimized, and the best performance is obtained when Linner = 3.75 nm and Hinner = 6.00 nm. However, since the source bias is different from the drain bias, so the asymmetric spacer design is analyzed, and the spacer of the drain is found at Linner,D = 3.75 nm and Hinner,D = 3.00 nm. The GAAFET with the asymmetric spacer design proposed in this thesis has the best on-off ratio, subthreshold swing and drain induced barrier lowering. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T03:27:37Z (GMT). No. of bitstreams: 1 ntu-108-R06941081-1.pdf: 20204881 bytes, checksum: 4395a80d69cb251210e31c4e20413fd2 (MD5) Previous issue date: 2019 | en |
dc.description.tableofcontents | 口試委員會審定書 i
誌謝 ii 中文摘要 iii Abstract iv 目錄 vi 圖目錄 viii 表目錄 xiii 第一章 緒論 1 1.1 研究背景 1 1.1.1 摩爾定律(Moore’s Law) 1 1.1.2 短通道效應(Short Channel Effects, SCE) 5 1.1.3 高介電常數材料(High-κ Material) 6 1.1.4 多閘極場效電晶體(Multiple-Gate MOSFETs, MuGFET) 8 1.1.5 TCAD 10 1.2 研究動機 10 1.3 論文架構 11 第二章 理論原理 12 2.1 MOSFET基本結構與操作原理 12 2.2 輸出特性(Output Characteristic) 13 2.3 轉移特性(Transfer Characteristic) 15 2.4 電性參數萃取 16 2.4.1 臨界電壓(Threshold Voltage, Vth) 16 2.4.2 導通電流(On-State Current, Ion) 17 2.4.3 漏電流(Off-State Leakage Current, Ioff) 17 2.4.4 開關比(On-Off Ratio, Ion/Ioff) 17 2.4.5 汲極引發位能障下降(Drain Induced Barrier Lowering, DIBL) 18 2.4.6 次臨界擺幅(Subthreshold Swing, SS) 19 2.4.7 本質延遲(Intrinsic Delay, τ) 20 第三章 文獻回顧 21 3.1 環繞式閘極場效電晶體(Gate-All-Around Field-Effect Transistors, GAAFET) 21 3.2 閘極邊緣電場引發位能障下降(Gate Fringe-Induced Barrier Lowering, GFIBL) 25 3.3 側壁介電常數對電性的影響 27 第四章 元件設計與結果討論 30 4.1 重疊結構與欠疊結構比較 31 4.2 側壁介電常數對電性影響 37 4.3 雙重側壁(Dual Spacer)結構 45 4.4 對稱型雙重側壁結構優化 60 4.5 非對稱型雙重側壁結構優化 69 第五章 結論與未來展望 75 5.1 結論 75 5.2 未來展望 76 參考文獻 77 | |
dc.language.iso | zh-TW | |
dc.title | 欠疊型環繞式閘極場效電晶體之非對稱側壁設計 | zh_TW |
dc.title | Asymmetric Spacer Design for Underlap Gate-All-Around Field-Effect Transistors | en |
dc.type | Thesis | |
dc.date.schoolyear | 108-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李坤彥(Kung-Yen Lee),吳肇欣(Chao-Hsin Wu) | |
dc.subject.keyword | 環繞式閘極場效電晶體,欠疊結構,高介電係數材料,側壁,次臨界擺幅,汲極引發位能障下降,閘極邊緣電場引發位能障下降, | zh_TW |
dc.subject.keyword | Gate-All-Around Field-Effect Transistors,Underlap Structure,High-κ Material,Spacer,Subthreshold Swing,Drain Induced Barrier Lowering,Gate Fringe-Induced Barrier Lowering, | en |
dc.relation.page | 81 | |
dc.identifier.doi | 10.6342/NTU201904381 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2019-12-11 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 光電工程學研究所 | zh_TW |
顯示於系所單位: | 光電工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-108-1.pdf 目前未授權公開取用 | 19.73 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。