Skip navigation

DSpace

機構典藏 DSpace 系統致力於保存各式數位資料(如:文字、圖片、PDF)並使其易於取用。

點此認識 DSpace
DSpace logo
English
中文
  • 瀏覽論文
    • 校院系所
    • 出版年
    • 作者
    • 標題
    • 關鍵字
  • 搜尋 TDR
  • 授權 Q&A
    • 我的頁面
    • 接受 E-mail 通知
    • 編輯個人資料
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 資訊網路與多媒體研究所
請用此 Handle URI 來引用此文件: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17930
完整後設資料紀錄
DC 欄位值語言
dc.contributor.advisor劉邦鋒(Pangfeng Liu)
dc.contributor.authorYou-Cheng Syuen
dc.contributor.author許祐程zh_TW
dc.date.accessioned2021-06-08T00:46:26Z-
dc.date.copyright2015-07-31
dc.date.issued2015
dc.date.submitted2015-07-29
dc.identifier.citation[1] Albert Greenberg, James Hamilton, David A Maltz, and Parveen Patel. The cost
of a cloud: research problems in data center networks. ACM SIGCOMM computer
communication review, 39(1):68–73, 2008.
[2] Daniel Hackenberg, Robert Schöne, Thomas Ilsche, Daniel Molka, Joseph
Schuchart, and Robin Geyer. An energy efficiency feature survey of the intel haswell
processor. 2015.
[3] ARM Peter Greenhalgh. Big. little processing with arm cortex-a15 & cortex-a7,
2013.
[4] Enhanced Intel. Speedstep® technology for the intel® pentium® m processor, 2004.
[5] Takayasu Sakurai et al. Alpha-power law mosfet model and its applications to cmos
inverter delay and other formulas. Solid-State Circuits, IEEE Journal of, 25(2):584–
594, 1990.
[6] David M Brooks, Pradip Bose, Stanley E Schuster, Hans Jacobson, Prabhakar N
Kudva, Alper Buyuktosunoglu, John-David Wellman, Victor Zyuban, Manish
Gupta, and Peter W Cook. Power-aware microarchitecture: Design and modeling
challenges for next-generation microprocessors. Micro, IEEE, 20(6):26–44, 2000.
[7] Frances Yao, Alan Demers, and Scott Shenker. A scheduling model for reduced
cpu energy. In Foundations of Computer Science, 1995. Proceedings., 36th Annual
Symposium on, pages 374–382. IEEE, 1995.
22[8] Nikhil Bansal, Ho-Leung Chan, and Kirk Pruhs. Speed scaling with an arbitrary
power function. ACM Transactions on Algorithms (TALG), 9(2):18, 2013.
[9] Padmanabhan Pillai and Kang G Shin. Real-time dynamic voltage scaling for low-
power embedded operating systems. In ACM SIGOPS Operating Systems Review,
volume 35, pages 89–102. ACM, 2001.
[10] David P Bunde.
Power-aware scheduling for makespan and flow.
Journal of
Scheduling, 12(5):489–500, 2009.
[11] Kirk Pruhs, Patchrawat Uthaisombut, and Gerhard Woeginger. Getting the best re-
sponse for your erg. ACM Transactions on Algorithms (TALG), 4(3):38, 2008.
[12] Jian-Jia Chen, Kazuo Iwama, Tei-Wei Kuo, and Hseuh-I Lu. Flow time minimization
under energy constraints. In Design Automation Conference, 2007. ASP-DAC’07.
Asia and South Pacific, pages 866–871. IEEE, 2007.
[13] Susanne Albers and Hiroshi Fujiwara. Energy-efficient algorithms for flow time
minimization. ACM Transactions on Algorithms (TALG), 3(4):49, 2007.
[14] Nikhil Bansal, Ho-Leung Chan, Tak-Wah Lam, and Lap-Kei Lee. Scheduling for
speed bounded processors. In Automata, Languages and Programming, pages 409–
420. Springer, 2008.
[15] Tak-Wah Lam, Lap-Kei Lee, Isaac KK To, and Prudence WH Wong. Nonmigratory
multiprocessor scheduling for response time and energy. Parallel and Distributed
Systems, IEEE Transactions on, 19(11):1527–1539, 2008.
[16] Tak-Wah Lam, Lap-Kei Lee, Isaac KK To, and Prudence WH Wong. Improved
multi-processor scheduling for flow time and energy. Journal of Scheduling, 15(1):
105–116, 2012.
dc.identifier.urihttp://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17930-
dc.description.abstract節能排程在行動裝置以及資料中心等應用領域上都是相當重要的議題。
現代的多核心處理器可以支援獨立動態調整時脈,
這樣的機制讓我們能夠訂定出既省電又高效能的排程計畫。
為了在多核心平台上達到省電的目的,我們提出了一個批次工作的排成演算法,
能夠找出最佳的排程計畫以最小化耗電量以及總處理時間的和。
這個演算法建立在兩個關鍵上。
首先我們證明一個工作要用什麼樣的頻率來執行只跟排在它後面的工作數量有關。
再來我們提出了一個線性時間的演算法能夠建出一個能決定一個工作該用什麼樣頻率
來執行的表格。
有了這兩項我們的排程演算法就能夠排出能使總成本最小的排程計畫。
zh_TW
dc.description.abstractEnergy-efficient scheduling is a fundamental issue in many application
domains, such as energy conservation for mobile devices and the
operation of green computing data centers. Modern multi-core
processors support dynamic voltage and frequency scaling (DVFS) on a
per-core basis. That is, the CPU can adjust the power consumption and
frequency of each core individually. This flexibility provide a
feasible mechanism for a schedule to adjust the speed of individual
cores so that the applications can run in the optimal speed in terms
of both performance and energy conservation.
To conserve energy in multi-core platforms, we propose a batch task
scheduling algorithm, which can find an optimal schedule that minimize
the weighted sum of energy consumption and the total turnaround time
of tasks where the sizes of tasks are known in advance. This
algorithm is based on two key ideas. First, we show that the best
frequency to run a task on a core only depends on the number of tasks
that run before it in this core. Second, we can build a table that
helps determine the frequency when the number of tasks behind it
is given in linear time, i.e., linear in the number of available
frequencies. With the help of these two key ideas our scheduling
algorithm can assign tasks to cores so that the total cost is
minimized.
en
dc.description.provenanceMade available in DSpace on 2021-06-08T00:46:26Z (GMT). No. of bitstreams: 1
ntu-104-R02944006-1.pdf: 1138862 bytes, checksum: 5694b9e33d820f68dfa966a9589024a4 (MD5)
Previous issue date: 2015
en
dc.description.tableofcontentsAcknowledgement 2
Chinese Abstract 3
Abstract 4
Contents 5
List of Figures 7
List of Tables 8
1 Introduction 1
2 Related Work 6
3 Model 8
3.1 Task Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.2 CPU Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4 Scheduling
4.1
4.2
10
Problem Formulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4.1.1 Local Schedule . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4.1.2 Global Schedule . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Solution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.2.1 12
Local Schedule Optimization . . . . . . . . . . . . . . . . . . . .
54.2.2 Global Schedule Optimization . . . . . . . . . . . . . . . . . . . 14
4.2.3 Efficient Cost Coefficient Computation . . . . . . . . . . . . . . 17
4.2.4 Complexity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5 Conclusion 21
Bibliography 22
dc.language.isoen
dc.title可獨立動態調整時脈之異質多核系統上的節能批次工作排程zh_TW
dc.titleEnergy-efficient Batch Task Scheduling for Heterogeneous Multi-core Platforms with per-core DVFSen
dc.typeThesis
dc.date.schoolyear103-2
dc.description.degree碩士
dc.contributor.coadvisor吳真貞(Jan-Jan Wu)
dc.contributor.oralexamcommittee施吉昇(Chi-Sheng Shih)
dc.subject.keyword省電,節能,排程,多核,動態電壓調節,動態時脈調節,處理時間,迴轉時間,zh_TW
dc.subject.keywordEnergy-efficient,Scheduling,Multi-core,DVFS,Turnaround time,Flow time,en
dc.relation.page23
dc.rights.note未授權
dc.date.accepted2015-07-29
dc.contributor.author-college電機資訊學院zh_TW
dc.contributor.author-dept資訊網路與多媒體研究所zh_TW
顯示於系所單位:資訊網路與多媒體研究所

文件中的檔案:
檔案 大小格式 
ntu-104-1.pdf
  目前未授權公開取用
1.11 MBAdobe PDF
顯示文件簡單紀錄


系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved