請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17415
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉致為(Chee Wee Liu) | |
dc.contributor.author | Hsuan-Yi Lin | en |
dc.contributor.author | 林軒毅 | zh_TW |
dc.date.accessioned | 2021-06-08T00:11:40Z | - |
dc.date.copyright | 2013-08-26 | |
dc.date.issued | 2013 | |
dc.date.submitted | 2013-08-06 | |
dc.identifier.citation | [1] T. Kamiya, K. Nomura, and H. Hosono, “Present status of amorphous In–Ga–Zn–O thin-film transistors,” Science and Technology of Advanced Materials, vol. 11, Aug. 2010, p. 044305.
[2] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors.,” Nature, vol. 432, Nov. 2004, pp. 488-92. [3] International Technology Roadmap for Semiconductors, 2012. [Online]. Available: http://www.itrs.net/ [4] A. Chaudhry and M. J. Kumar, “Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review,” IEEE Trans. Device Mater. Rel., vol. 4, no. 1, pp. 99–109, Mar. 2004. [5] T. Kamiya, K. Nomura, and H. Hosono, “Present status of amorphous In–Ga–Zn–O thin-film transistors,” Science and Technology of Advanced Materials, vol. 11, Aug. 2010, p. 044305. [6] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors.,” Nature, vol. 432, Nov. 2004, pp. 488-92. [7] T. Kamiya, K. Nomura, and H. Hosono, “Origins of High Mobility and Low Operation Voltage of Amorphous Oxide TFTs: Electronic Structure, Electron Transport, Defects and Doping,” Journal of Display Technology, vol. 5, Dec. 2009, pp. 468-483. [8] W.-J. Lee, B. Ryu, and K.J. Chang, “Electronic structure of oxygen vacancy in crystalline InGaO3(ZnO)m,” Physica B: Condensed Matter, vol. 404, Dec. 2009, pp. 4794-4796. [9] J. Kanicki, F. R. Libsch, J. Griffith, and R. Polastre, “Performance of thin hydrogenated amorphous silicon thin-film transistors,”J. Appl. Phys., vol. 69, pp.2339-45, 1991. [10] Nomura, Kenji; Kamiya, Toshio; Ohta, Hiromichi; Ueda, Kazushige; Hirano, Masahiro; Hosono, Hideo; “Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-crystalline InGaO3(ZnO)5 films,” Applied Physics Letters , vol.85, no.11, pp.1993-1995, Sep 2004 [11] A. Takagi, K. Nomura, H. Ohta, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, “Carrier transport and electronic structure in amorphous oxide semiconductor, a-InGaZnO,” Thin Solid Films, vol. 486, Aug. 2005, pp. 38-41. [12] K. Jeon, C. Kim, I. Song, J. Park, S. Kim, S. Kim, Y. Park, J.-H. Park, S. Lee, D.M. Kim, and D.H. Kim, “Modeling of amorphous InGaZnO thin-film transistors based on the density of states extracted from the optical response of capacitance-voltage characteristics,” Applied Physics Letters, vol. 93, 2008, p. 182102. [13] R. Hayashi, A. Sato, M. Ofuji, K. Abe, H. Yabuta, M. Sano, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, et al., SID Int. Symp. Digest Tech. Papers, 2008, 621. [14] C. G. Van de Walle, Phys. Rev. Lett., 85, 1012 (2000). [15] S. Narushima, H. Hosono, J. Jisun, T. Yoko, and K. Shimakawa, Journal of Non-Crystalline Solids, 274, 313 (2000). [16] K.-S. Son, T.-S. Kim, J.-S. Jung, M.-K. Ryu, K.-B. Park, B.-W. Yoo, K. Park, J.-Y. Kwon, S.-Y. Lee, and J.-M. Kim, Electrochemical and Solid-State Letters, 12(1), H26 (2009). [17] C. Chen, K.-C. Cheng, E. Chagarov, and J. Kanicki, “Crystalline In-Ga-Zn-O Density of States and Energy Band Structure Calculation Using Density Function Theory,” Jpn. J. Appl. Phys., 50, 091102, 2011. [18] Hsing-Hung Hsieh, Toshio Kamiya, Kenji Nomura, Hideo Hosono, and Chung-Chih Wu, “Modeling of amorphous InGaZnO4 thin film transistors and their subgap density of states,” Appl. Phys. Lett. 92, 133503 (2008). [19] Kyoung-Seok Son, Tae-Sang Kim, Ji-Sim Jung, Myung-Kwan Ryu, Kyung-Bae Park, Byung-Wook Yoo, KeeChan Park, Jang-Yeon Kwon, Sang-Yoon Lee, and Jong-Min Kim, “Threshold Voltage Control of Amorphous Gallium Indium Zinc Oxide TFTs by Suppressing Back-Channel Current,” Electrochemical and Solid-State Letters, 12 (1) H26-H28 (2009). [20] G. Baek, K. Abe, A. Kuo, H. Kumomi, and J. Kanicki, “Electrical Properties and Stability of Dual-Gate Coplanar Homojunction DC Sputtered Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors and Its Application to AM-OLEDs,” IEEE Trans. Electron Devices, vol. 58, no. 12, Dec. 2011. [21] J.-H. Choi, H.-S. Seo, and J.-M. Myoung, “Dual-Gate InGaZnO Thin-Film Transistors with Organic Polymer as a Dielectric Layer,” Elec. Sol. State Lett., 12 (4) H145-H148, 2009. [22] K.-S. Son, J.-S. Jung, K.-H. Lee, T.-S. Kim, J.-S. Park, Y.-H. Choi, K. Park, J.-Y. Kwon, B. Koo, and S.-Y. Lee, “Characteristics of Double-Gate Ga-In-Zn-O Thin-Film Transitor,” IEEE Electron Device Lett., vol. 31, no. 3, pp. 219–221, Mar. 2010. [23] Tsang-Long Chen, Kuan-Chang Huang, Hsuan-Yi Lin, C. H. Chou, H. H. Lin, and C. W. Liu, “Enhanced Current Drive of Double-Gate α-IGZO Thin-Film Transistors,” IEEE ELECTRON DEVICE LETTERS, VOL. 34, NO. 3, MARCH 2013. [24] T. Arai, N. Morosawa, K. Tokunaga, Y. Terai, E. Fukumoto, T. Fujimori, T. Nakayama, T. Yamaguchi, and T. Sasaoka, SID Digest, 2010. [25] T.-L. Chen, K.-C. Huang, H.-Y. Lin, C. H. Chou, H. H. Lin, and C. W. Liu, IEEE Electron Device Lett., vol. 34, no. 3, pp. 417-419, 2013. [26] J. Koga, S. Takagi, and A. Toriumi; “Influences of Buried-Oxide Interface on Inversion-Layer Mobility in Ultra-Thin SOI MOSFETs”, IEEE Transaction on Electron Devices, vol. 49, no. 6, June 2002. [27] S.-Y. Huang, T.-C. Chang, M.-C. Chen, S.-C. Chen, C.-T. Tsai, M.-C. Hung, C.-H. Tu, C.-H. Chen, J.-J. Chang, and W.-L. Liau, Elec. Sol. State. Lett., 14 (4), 2011. [28] H.-H. Hsieh, T. Kamiya, K. Nomura, H. Hosono, and C.-C. Wu, “Modeling of amorphous InGaZnO[sub 4] thin film transistors and their subgap density of states,” Applied Physics Letters, vol. 92, 2008, p. 133503. [29] Y.W. Jeon, S. Kim, S. Lee, D.M. Kim, D.H. Kim, J. Park, C.J. Kim, I. Song, Y. Park, U.-in Chung, J.-hun Lee, B.D. Ahn, S.Y. Park, J.-hyun Park, and J.H. Kim, “Subgap Density-of-States-Based Amorphous Oxide Thin Film Transistor Simulator ( DeAOTS ),” vol. 57, 2010, pp. 2988-3000. [30] C.E. Kim, S. Member, E.N. Cho, P. Moon, G.H. Kim, D.L. Kim, H.J. Kim, I. Yun, and S. Member, “Density-of-States Modeling of Solution-Processed InGaZnO Thin-Film Transistors,” October, vol. 31, 2010, pp. 1131-1133. [31] T.-L. Chen, K.-C. Huang, H.-Y. Lin, C. H. Chou, H. H. Lin, and C. W. Liu, IEEE Electron Device Lett., vol. 34, no. 3, pp. 417-419, 2013. [32] C. Chen, K.-C. Cheng, E. Chagarov, and J. Kanicki, Jpn. J. Appl. Phys., 50, 091102, 2011. [33] A. Suresh, and J.F. Muth; “Bias stress stability of indium gallium zinc oxide channel based transparent thin film transistors”, Applied Physics Letters, 92 (2008) 033502. [34] J.-S. Park, J. K. Jeong, H. J. Chung, Y.-G. Mo, and H.-D. Kim, Appl. Phys. Lett., 92, 072104, 2008. [35] J. R. Weber, A. Janotti, and C. G. Van de Walle, JOURNAL OF APPLIED PHYSICS 109, 033715 (2011). [36] International Technology Roadmap for Semiconductors, 2012. [Online]. Available: http://www.itrs.net/ [37] A. Chaudhry and M. J. Kumar, “Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review,” IEEE Trans. Device Mater. Rel., vol. 4, no. 1, pp. 99–109, Mar. 2004. [38] M. Jagadesh Kumar and M. Siva, “The Ground Plane in Buried Oxide for Controlling Short-Channel Effects in Nanoscale SOI MOSFETs,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 6, JUNE 2008. [39] Sajad A. Loan, S. Qureshi, and S. Sundar Kumar Iyer, “A Novel Partial-Ground-Plane-Based MOSFET on Selective Buried Oxide: 2-D Simulation Study,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 3, MARCH 2010. [40] Ali Khakifirooz, Kangguo Cheng, Alexander Reznicek, Thomas Adam, Nicolas Loubet, Hong He, James Kuss, Juntao Li, Pranita Kulkarni, Shom Ponoth, Raghavasimhan Sreenivasan, Qing Liu, Bruce Doris, and Ghavam Shahidi, “Scalability of Extremely Thin SOI (ETSOI) MOSFETs to Sub-20-nm Gate Length,” IEEE ELECTRON DEVICE LETTERS, VOL. 33, NO. 2, FEBRUARY 2012. [41] Amlan Majumdar, Zhibin Ren, Steven J. Koester, and Wilfried Haensch, “Undoped-Body Extremely Thin SOI MOSFETs With Back Gates,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 10, OCTOBER 2009. [42] R. R. Troutman, “VLSI limitation from drain-induced barrier lowering,” IEEE Trans. Electron Devices, vol. ED-26, pp. 461–469, Apr. 1979. [43] Anurag Chaudhry and M. Jagadesh Kumar,” Controlling Short-Channel Effects in Deep-Submicron SOI MOSFETs for Improved Reliability: A Review,” IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 4, NO. 1, Mar. 2004. [44] Y. Cheng, M.-C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P. K.Ko, and C. Hu, “A physical and scalable I–V model in BSIM3v3 for analog/digital circuit simulation,” IEEE Trans. Electron Devices, vol.44, pp. 277–287, Feb. 1997. [45] K. Imai, H. Onishi, K. Yamaguchi, K. Inoue, Y. Matsubara, A. Ono, and T. Horiuchi, “A 0.18 _m fully depleted CMOS on 30 nm thick SOI for sub-1.0 V operation,” in Symp. VLSI Tech. Dig., 1998, pp. 116–117. [46] N. Sirisantana, L. Wei, and K. Roy, “High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness,” in Proc. Int. Conf. Computer Design, 2000, pp. 227–232. [47] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. New York: Cambridge Univ. Press, 1998, ch. 3, pp.140–143. [48] E. Weste, Principles of CMOS VLSI Design, A System Perspective. Upper Saddle River, NJ: Pearson Education, 2003, ch.2. [49] M. I. Current, S. W. Bedell, I. J. Malik, L. M. Feng, and F. J. Henley, “What is the future of sub-100 nm CMOS: Ultra shallow junctions or ultrathin SOI?” Solid State Technol., vol. 43, pp. 66–77, 2000. [50] Y. Tian, R. Huang, X. Zhang, and Y. Wnag, “A novel nanoscaled device concept: Quasi-SOI MOSFET to eliminate the potential weakness of UTB SOI MOSFET,” IEEE Trans. Electron Devices, vol. 52, no. 4, pp. 561–568, Jan. 2005. [51] J. P. Colinge, Silicon on Insulator Technology: Materials to VLSI, 2nd ed. Amsterdam, The Netherlands: Kluwer, 1997, ch.1. [52] C. Fenouillet-Beranger, et al., ”Efficient multi-Vt FDSOI technology with UTBOX for low power circuit design”, VLSI Symp. 2010, pp.65-66. [53] F. Andrieu, et al., “Low leakage and low variability ulita-thin body and buried oxide (UT2B) SOI technology for 20nm low power CMOS and beyond”, VLSI Symp. 2010, pp. 57-58. [54] P. C. Yeh and J. G. Fossum, “Physical subthreshold MOSFET modeling applied to viable design of deep-submicrometer fully depleted SOI lowvoltage CMOS technology,” IEEE Trans. Electron Devices, vol. 42, no. 9, pp. 1605–1613, Sep. 1995. [55] V. Trivedi and J. Fossum, “Scaling fully depleted SOI CMOS,” IEEE Trans. Electron Devices, vol. 50, no. 10, pp. 2095–2103, Oct. 2003. [56] User’s Manual for Synopsys Sentaurus Device. [57] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, “A physically based mobility model for numerical simulation of nonplanar devices,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 7, no. 11, pp. 1164–1171, Nov. 1988. [58] D. B. M. Klaassen, “A unified mobility model for device simulation—I. Model equations and concentration dependence,” Solid State Electron., vol. 35, no. 7, pp. 953–959, Jul. 1992. [59] Chenming C. Hu, Modern Semiconductor Devices for Integrated Circuits. Prentice Hall, 2009. [60] D. J. Wouters et al., “Characterization of front and back Si–SiO interfaces in thick- and thin-film silicon-on-insulator MOS structures by the charge-pumping technique,” IEEE Trans. Electron Devices, vol. 36, pp. 1746–1750, Sept. 1989. [61] S. Masui et al., “Evaluation of fixed charge and interface trap densities in SIMOX wafers and their effects on devices characteristics,” IEICE Trans. Electron., vol. E78-C, pp. 1263–1271, Sept. 1995. [62] A. Majumdar, X. Wang, A. Kumar, J. R. Holt, D. Dobuzinsky, R. Venigalla, C. Ouyang, S. J. Koester, andW. Haensch, “Gate length and performance scaling of undoped-body extremely thin SOI MOSFETs,” IEEE Electron Device Lett., vol. 30, no. 4, pp. 413–415, Apr. 2009. [63] M. Jeng, J. E. Chung, P. K. KO, and C. Hu, “The effects of source/drain resistance on deep submicrometer device performance,” IEEE Trans. Electron Devices, vol. 37, pp. 2408-2410, Nov. 1990. [64] Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Ultrathin body SOI MOSFET for deep-sub-tenth micron era,” in IEDM Tech. Dig., Dec. 1999, pp. 919–921. [65] B. Doris, I. Meikei, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F.-F. Jamin, L. Shi, W. Natzle, H.-J. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H.-S. P. Wong, and W. Haensch, “Extreme scaling with ultrathin Si channel MOSFETS,” in IEDM Tech. Dig., Dec. 2002, pp. 267–270. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17415 | - |
dc.description.abstract | 於未來顯示器技術中,高解析度顯示器所需之通道載子遷移率(Mobility)的需求亦將隨之增加。近年來,將非晶相銦鎵鋅氧化物薄膜電晶體(a-IGZO TFT)利用於Active Matrix Organic Light Emitting Diode (AMOLED)已經成為研究的趨勢。相較於傳統的通道材料非晶矽之載子遷移率(Mobility ~1cm2/V-s),非晶相銦鎵鋅氧化物有著較高之載子遷移率(Mobility~10cm2/V-s)。因此,非晶相銦鎵鋅氧化物被視為是可用於次世代薄膜電晶體之理想的通道材料。
在a-IGZO中,因為不同製程條件的影響,因而會造成下層通道較上層通道有較高之載子遷移率。在本論文中,我們提出了以原子層沉積(ALD)之三氧化二鋁(Al2O3)鈍化保護層(passivation layer)可增加以底部閘極所操作(bottom gate operation)之非晶相銦鎵鋅氧化物薄膜電晶體之載子遷移率,並且改善其操作穩定度(reliability)。藉由在三氧化二鋁鈍化保護層中之固定負電荷(negative fixed charge),在非晶相銦鎵鋅氧化物通道中之電子可被庫倫斥力(coulomb repulsion)推離品質較差之上通道,進而可觀察到載子遷移率提升的現象。此外,以三氧化二鋁鈍化保護層覆蓋之非晶相銦鎵鋅氧化物薄膜電晶體亦展現出比以二氧化矽(SiO2) 鈍化保護層覆蓋之非晶相銦鎵鋅氧化物薄膜電晶體有著較高之載子遷移率以及較佳之操作穩定度。 為了追求更快的電晶體操作速度以及更高的封裝密度,近年來金氧半場效電晶體(MOSFET)之尺寸持續地微縮。全空乏型超薄體金氧半電晶體(FD Ultra-thin body MOSFET)被視為是符合國際半導體技術藍圖(International Technology Roadmap for Semiconductors)制定之微縮需求的理想元件。然而,當閘極長度持續地被微縮下去,通道的閘極控制(gate control)將會被劣化,並且全空乏型超薄體金氧半電晶體之電性表現亦將因短通道效應(short-channel effects)而被損害。在本論文中,我們提出了帶有深埋氧化層電荷之超薄體金氧半電晶體(UTB MOSFET with charged buried oxide)的新型結構。藉由此新型結構,短通道效應將得以改善。在此結構中,帶有電荷之深埋氧化層為汲極電場之收集者,利用此效應可進一步改善超薄體金氧半電晶體中的短通道效應。本研究中以二維電腦輔助模擬技術(two-dimensional technology computer-aided design simulation)來對改善之短通道效應進行原理分析,並且藉以驗證此新型元件結構。 | zh_TW |
dc.description.abstract | In future displays, the required channel mobility of thin-film transistors is higher for displays with higher resolution. Recently, there has been increasing research in amorphous indium – gallium - zinc oxide (a-IGZO) thin-film transistors (TFTs) for Active Matrix Organic Light Emitting Display (AMOLED). As compared with the mobility of hydrogenated amorphous silicon (a-Si) (~1cm2/V-s), the mobility of a-IGZO (~10cm2/V-s) is much higher, and therefore a-IGZO is considered as a promising channel material for next generation thin-film transistors.
In a-IGZO, the bottom channel has a higher mobility than the top channel due to the various process conditions. Negative charges in the Al2O3-passivation layer deposited by atomic layer deposition (ALD) can enhance the saturation mobility and reliability of the bottom gate operation α-IGZO TFTs. By negative fixed charges in the Al2O3-passivation layer, the electrons in the channel can be pushed away from the top insulator/channel interface by coulomb repulsion, and the mobility enhancement is observed. The Al2O3-passivated α-IGZO TFT also reveals higher mobility and better reliability than the conventional SiOX-passivated α-IGZO TFT. In order to pursue higher operation speed and higher packing density for transistors, the dimensions of MOSFETs have continued to shrink rapidly over the years. Fully-depleted (FD) ultra-thin body (UTB) MOSFETs are considered as one of the most promising candidates for scaling capability requested by International Technology Roadmap for Semiconductors (ITRS). However, as the gate length is reduced, the gate control on the electrostatic potential in the channel becomes less effective and the performance of the UTB MOSFET deteriorates due to short-channel effects. We propose a new device structure “Ultra-Thin body MOSFET with charged buried oxide”. In the proposed device structure, the charged buried oxide act as a collector to the drain electric field, leading to the improved short-channel effects in ultra-thin body MOSFET. Two-dimensional technology computer-aided design (TCAD) simulation is used to verify the new device structure and the characteristics of improved short-channel effects such as DIBL and subthreshold slope are demonstrated. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T00:11:40Z (GMT). No. of bitstreams: 1 ntu-102-R00943057-1.pdf: 3588285 bytes, checksum: bdf661ebd11839e6a94c96abbc56c017 (MD5) Previous issue date: 2013 | en |
dc.description.tableofcontents | List of Tables ……………………………………………………..…viii
List of Figures ……………………………………………………...viii Chapter 1 Introduction …………………………………………….1 1.1 Motivation ……………………………………………………….1 1.2 Thesis organization ………………………………………………2 1.3 Reference ………………………………………………………...4 Chapter 2 Electrical Characteristics Analysis of Indium – Gallium – Zinc Oxide Thin-Film Transistors …………….……5 2.1 Introduction ……………………………………………………...5 2.2 Electric structure of a-IGZO ……………………….…………….6 2.2.1 Carrier conduction mechanism in comparison with a-Si:H …6 2.2.2 Formation of band-gap …………………………………….10 2.2.3 Density of subgap defect states …………………………….11 2.3 Operation mode of a-IGZO TFTs …………….………………...17 2.4 The impact of hydrogen on a-IGZO TFTs …………….………..18 2.5 Enhanced a-IGZO TFTs by low hydrogen fabrication …….…...20 2.6 Reliability of double gate operation a-IGZO TFTs …………….29 2.7 Summary ……………………………………….………………39 2.8 Reference ……………………………………………………….40 Chapter 3 Mobility Enhancement of Indium – Gallium – Zinc Oxide Thin Film Transistors by Al2O3 Passivation Layer ….................................................................................................44 3.1 Introduction ……………………………………………….……44 3.2 Experiments …………………………….………………………46 3.3 Simulation of Al2O3-passivated a-IGZO TFT ………………….48 3.4 Mobility enhancement and subthreshold slope improvement of a-IGZO TFT by Al2O3-passivation layer ……………............………50 3.5 Positive bias temperature instability of Al2O3-passivated a-IGZO TFT …………………………..……………………………59 3.6 Summary ……………………………………………………….62 3.7 Reference ……………………………………………….………63 Chapter 4 Enhanced Ultra-Thin-Body MOSFETs by Charged Buried Oxide …………………………………………….65 4.1 Introduction …………………………………………………….65 4.2 Short-channel effects in UTB MOSFET ……………………….66 4.2.1 Drain-Induced Barrier Lowering (DIBL) ………….………66 4.2.2 Channel thickness Dependence ……………………………69 4.2.3 Channel length and threshold voltage roll-off ……………..70 4.3 Proposed device structure and the relevant parameters …….......72 4.4 Results and discussion ………………………………………….75 4.5 Summary ………………………………………………………..83 4.6 Reference ……………………………………………………….84 Chapter 5 Summary and Future Work ………………………..89 5.1 Summary ………………………………………………………..89 5.2 Future Work …………………………………………………….90 | |
dc.language.iso | zh-TW | |
dc.title | 非晶相銦鎵鋅氧化物薄膜電晶體之電性分析與以深埋氧化層電荷改善短通道效應之超薄體金氧半電晶體 | zh_TW |
dc.title | Electrical Characteristics of Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors and Enhanced Ultra-Thin-Body MOSFETs by Charged Buried Oxide | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李清庭(Ching-Ting Lee),連振炘(Chen-hsin Lien),蘇彬(Pin Su) | |
dc.subject.keyword | 非晶相銦鎵鋅氧化物,薄膜電晶體,短通道效應,金氧半場效電晶體, | zh_TW |
dc.subject.keyword | a-IGZO,TFT,short-channel effects,MOSFET, | en |
dc.relation.page | 90 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2013-08-06 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-102-1.pdf 目前未授權公開取用 | 3.5 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。