請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16652
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 廖洺漢(Ming-Han Liao) | |
dc.contributor.author | Kun-Han Liu | en |
dc.contributor.author | 劉昆翰 | zh_TW |
dc.date.accessioned | 2021-06-07T23:42:52Z | - |
dc.date.copyright | 2014-08-12 | |
dc.date.issued | 2014 | |
dc.date.submitted | 2014-07-24 | |
dc.identifier.citation | [1] D.J. Frank. Power-constrained CMOS scaling limits. IBM Journal of Research and Development, 46(2.3):235–244, March 2002.
[2] Eric Pop. Energy dissipation and transport in nanoscale devices. Nano Research, 3(3):147–169, 2010. [3] H. Iwai. Roadmap for 22 nm and beyond (invited paper). Microelectronic Engineering, 86(7-9):1520 – 1528, 2009. [4] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. Mcintyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pages 247–250, Dec 2007. [5] H. Arimura, S.L. Brown, A. Callegari, Andrew Kellock, John Bruley, M. Copel, H. Watanabe, V. Narayanan, and Takashi Ando. Maximized benefit of La-Al-O higher-k gate dielectrics by optimizing the La/Al atomic ratio. Electron Device Letters, IEEE, 32(3):288–290, March 2011. [6] K.J. Kuhn. Considerations for ultimate CMOS scaling. Electron Devices, IEEE Transactions on, 59(7):1813–1828, July 2012. [7] Xuejue Huang, Wen-Chin Lee, Charles Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Yang-Kyu Choi, K. Asano, V. Subramanian, Tsu-Jae King, J. Bokor, and Chenming Hu. Sub 50-nm FinFET: PMOS. In Electron Devices Meeting, 1999. IEDM ’99. Technical Digest. International, pages 67–70, Dec 1999. [8] D. Hisamoto, Wen-Chin Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, Erik Anderson, Tsu-Jae King, J. Bokor, and Chenming Hu. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. Electron Devices, IEEE Transactions on, 47(12):2320–2325, Dec 2000. [9] Jesus A. del Alamo. Nanometre-scale electronics with III-V compound semiconductors. Nature, 479(7373):317 – 323, 2011. [10] S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopcic, J. Luce, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr. A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 um 2 SRAM cell. In Electron Devices Meeting, 2002. IEDM ’02. International, pages 61–64, Dec 2002. [11] P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, J. Jeong, C. Kenyon, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb, A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigerwald, S. Tyagi, C. Weber, B. Woolery, A. Yeoh, K. Zhang, and M. Bohr. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 um 2 SRAM cell. In Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pages 657–660, Dec 2004. [12] Kwan-Yong Lim, Hyunjung Lee, Choongryul Ryu, Kang-Ill Seo, Uihui Kwon, Seokhoon Kim, Jongwan Choi, Kyungseok Oh, Hee-Kyung Jeon, Chulgi Song, Tae-Ouk Kwon, Jinyeong Cho, Seunghun Lee, Yangsoo Sohn, Hong Sik Yoon, Junghyun Park, Kwanheum Lee, Wookje Kim, Eunha Lee, Sang-Pil Sim, Chung Geun Koh, Sang-Bom Kang, Siyoung Choi, and Chilhee Chung. Novel stress-memorization-technology (SMT) for high electron mobility enhancement of gate last high-k/metal gate devices. In Electron Devices Meeting (IEDM), 2010 IEEE International, pages 10.1.1–10.1.4, Dec 2010. [13] C.E. Weber, S.M. Cea, H. Deshpande, O. Golonzka, and M.Y. Liu. Modeling of NMOS performance gains from edge dislocation stress. In Electron Devices Meeting (IEDM), 2011 IEEE International, pages 34.4.1–34.4.4, Dec 2011. [14] Tzer-Min Shen, Yen-Tien Tung, Ya-Yun Cheng, Da-Chin Chiou, Chia-Yi Chen, Ching-Chang Wu, Y.M. Sheu, Han-Ting Tsai, C.M. Huang, G. Hsieh, G. Tsai, S. Fung, J. Wu, and C.H. Diaz. Molecular Dynamic simulation study of stress memorization in Si dislocations. In Electron Devices Meeting (IEDM), 2012 IEEE International, pages 30.1.1–30.1.4, Dec 2012. [15] Min Chu, Yongke Sun, Umamaheswari Aghoram, and Scott E. Thompson. Strain: A solution for higher carrier mobility in nanoscale mosfets. Annual Review of Materials Research, 39(1):203–229, 2009. [16] Y. Sun, S. E. Thompson, and T. Nishida. Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors. Journal of Applied Physics, 101(10), 2007. [17] T. Vogelsang and K.R. Hofmann. Electron mobilities and high-field drift velocities in strained silicon on silicon-germanium substrates. Electron Devices, IEEE Transactions on, 39(11):2641–2642, Nov 1992. [18] Th Vogelsang and K.R. Hofmann. Electron transport in strained Si layers on Si 1-x Ge x substrates. Applied Physics Letters, 63(2):186–188, Jul 1993. [19] S.E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, Chia-Hong Jan, C. Kenyon, J. Klaus, K. Kuhn, Zhiyong Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, Phi Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy. A 90-nm logic technology featuring strained-silicon. Electron Devices, IEEE Transactions on, 51(11):1790–1797, Nov 2004. [20] Charles S. Smith. Piezoresistance effect in germanium and silicon. Phys. Rev., 94:42–49, Apr 1954. [21] S.E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Zhiyong Ma, B. Mcintyre, A. Murthy, B. Obradovic, L. Shifren, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, and Y. El-Mansy. A logic nanotechnology featuring strained-silicon. Electron Device Letters, IEEE, 25(4):191–193, April 2004. [22] J. Welser, J.L. Hoyt, and J.F. Gibbons. NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures. In Electron Devices Meeting, 1992. IEDM ’92. Technical Digest., International, pages 1000–1002, Dec 1992. [23] D.K. Nayak, J.C.S. Woo, J.S. Park, K.L. Wang, and K.P. MacWilliams. High-mobility p-channel metal-oxide-semiconductor field-effect transistor on strained Si. Applied Physics Letters, 62(22):2853–2855, May 1993. [24] Deepak K. Nayak, K. Goto, A. Yutani, J. Murota, and Y. Shiraki. High-mobility strained-Si PMOSFET’s. Electron Devices, IEEE Transactions on, 43(10):1709–1716, Oct 1996. [25] K. Rim, J. Welser, J.L. Hoyt, and J.F. Gibbons. Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs. In Electron Devices Meeting, 1995. IEDM ’95., International, pages 517–520, Dec 1995. [26] K. Rim, J.L. Hoyt, and J.F. Gibbons. Transconductance enhancement in deep submicron strained Si n-MOSFETs. In Electron Devices Meeting, 1998. IEDM ’98. Technical Digest., International, pages 707–710, Dec 1998. [27] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi. Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design. In Electron Devices Meeting, 2000. IEDM ’00. Technical Digest. International, pages 247–250, Dec 2000. [28] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka. Local mechanical-stress control (LMC): a new technique for CMOS-performance enhancement. In Electron Devices Meeting, 2001. IEDM ’01. Technical Digest. International, pages 19.4.1–19.4.4, Dec 2001. [29] S. Gannavaram, N. Pesovic, and C. Ozturk. Low temperature (≤ 800℃) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS. In Electron Devices Meeting, 2000. IEDM ’00. Technical Digest. International, pages 437–440, Dec 2000. [30] Chien-Hao Chen, T.-L. Lee, T.H. Hou, C.L. Chen, C. C Chen, J. W. Hsu, K.L. Cheng, Y.H. Chiu, H.J. Tao, Y. Jin, C.H. Diaz, S-C Chen, and M.-S. Liang. Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application. In VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on, pages 56–57, June 2004. [31] C. Le Cam, F. Guyader, C. De Buttet, P. Guyader, G. Ribes, M. Sardo, S. Vanbergue, F. Boeuf, F. Arnaud, E. Josse, and M. Haond. A low cost drive current enhancement technique using shallow trench isolation induced stress for 45-nm node. In VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on, pages 82–83, 2006. [32] Kah-Wee Ang, King-Jien Chui, V. Bliznetsov, Anyan Du, N. Balasubramanian, Ming-Fu Li, G. Samudra, and Yee-Chia Yeo. Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions. In Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pages 1069–1071, Dec 2004. [33] Yaocheng Liu, O. Gluschenkov, Jinghong Li, A. Madan, Ahmet Ozcan, Byeong Kim, T. Dyer, Ashima Chakravarti, K. Chan, C. Lavoie, I. Popova, T. Pinto, N. Rovedo, Zhijiong Luo, R. Loesing, W. Henson, and Ken Rim. Strained Si channel MOSFETs with embedded silicon carbon formed by solid phase epitaxy. In VLSI Technology, 2007 IEEE Symposium on, pages 44–45, June 2007. [34] H. S. Yang, R. Malik, S. Narasimha, Y. Li, R. Divakaruni, P. Agnello, S. Allen, A. Antreasyan, J.C. Arnold, K. Bandy, M. Belyansky, A. Bonnoit, G. Bronner, V. Chan, X. Chen, Z. Chen, D. Chidambarrao, A. Chou, W. Clark, S.W. Crowder, B. Engel, H. Harifuchi, S.F. Huang, R. Jagannathan, F.F. Jamin, Y. Kohyama, H. Kuroda, C. W. Lai, H.K. Lee, W.-H. Lee, E. H. Lim, W. Lai, A. Mallikarjunan, K. Matsumoto, A. McKnight, J. Nayak, H. Y. Ng, S. Panda, R. Rengarajan, M. Steigerwalt, S. Subbanna, K. Subramanian, J. Sudijono, G. Sudo, S.-P. Sun, B. Tessier, Y. Toyoshima, P. Tran, R. Wise, R. Wong, I.Y. Yang, C.H. Wann, L.T. Su, M. Horstmann, Th Feudel, A. Wei, K. Frohberg, G. Burbach, M. Gerhardt, M. Lenski, R. Stephan, K. Wieczorek, M. Schaller, H. Salz, J. Hohage, H. Ruelke, J. Klais, P. Huebler, S. Luning, R. van Bentum, G. Grasshoff, C. Schwan, E. Ehrichs, S. Goad, J. Buller, S. Krishnan, D. Greenlaw, M. Raab, and N. Kepler. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing. In Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pages 1075–1077, Dec 2004. [35] Chih-Cheng Lu, Jiun-Jia Huang, Wun-Cheng Luo, Tuo-Hung Hou, and Tan-Fu Lei. Strained silicon technology: Mobility enhancement and improved short channel effect performance by stress memorization technique on nfet devices. Journal of The Electrochemical Society, 157(5):H497–H500, 2010. [36] H. Cerva and K.-H. K‥usters. Defect formation in silicon at a mask edge during crystallization of an amorphous implantation layer. Journal of Applied Physics, 66(10):4723–4728, 1989. [37] N. G. Rudawski, K. S. Jones, S. Morarka, M. E. Law, and R. G. Elliman. Stressed multidirectional solid-phase epitaxial growth of Si. Journal of Applied Physics, 105(8), 2009. [38] L. Csepregi, E. F. Kennedy, J. W. Mayer, and T. W. Sigmon. Substrate-orientation dependence of the epitaxial regrowth rate from Si-implanted amorphous Si. Journal of Applied Physics, 49(7):3906–3911, 1978. [39] B. L. Darby. AMORPHIZATION AND SOLID PHASE EPITAXIAL GROWTH OF GERMANIUM. PhD thesis, UNIVERSITY OF FLORIDA, 2012. [40] L. Csepregi, R.P. K‥ullen, J.W. Mayer, and T.W. Sigmon. Regrowth kinetics of amorphous Ge layers created by 74 Ge and 28 Si implantation of Ge crystals. Solid State Communications, 21(11):1019 – 1021, 1977. [41] B. L. Darby, B. R. Yates, Ashish Kumar, A. Kontos, R. G. Elliman, and K. S. Jones. Modeling solid phase epitaxial growth for patterned Ge substrates. ECS Journal of Solid State Science and Technology, 2(4):P130–P133, 2013. [42] B. L. Darby, B. R. Yates, I. Martin-Bragado, J. L. Gomez-Selles, R. G. Elliman, and K. S. Jones. Substrate orientation dependence on the solid phase epitaxial growth rate of Ge. Journal of Applied Physics, 113(3), 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16652 | - |
dc.description.abstract | 本篇論文利用新穎的差排應力記憶技術配合閘極先製製程成功在矽基板上製作出了n型通道場效電晶體,同時量測其電性及分析施加差排應力記憶技術後對元件特性的影響;此外,利用穿透式電子顯微鏡觀察鍺在二維固相磊晶成長時差排缺陷是否形成的現象也一併被提出及討論。
本文第一部分製作出閘極長八微米且閘極寬為六十微米的差排應力記憶技術矽基n型通道場效電晶體並分析其電性。飽和電壓及轉移電導分別提升大約百分之十及百分之十五的結果可歸因於源極、汲極區內存在差排缺陷,此差排對元件通道施加了應變引致遷移率上升,即使高度張應力的氮化矽應力源被移除後此應力仍然存在於通道當中。高的開關電流比顯示元件品質並不會因為施加差排應力記憶技術而劣化。此外,載子遷移率的上升可由總電阻對閘極長度作圖的趨勢得到。未來可利用降低閘極長度、最佳化佈植參數、調整應力源、控制退火時間及溫度等條件來使得元件特性更加提升。 第二部分中,首先利用(001)方向的鍺基板去驗證其在<001>方向的固相磊晶成長速度;其次再經由預先非晶化佈植、退火等過程後利用穿透式電子顯微鏡觀察是否有差排缺陷產生。在非晶態鍺完全晶化後,我們並沒有在原先佈植的區域發現差排缺陷的產生。這可能是由於鍺在不同方向的固相磊晶成長速度差異較矽來的小,導致(001)及(110)成長界面的夾角在二維固相磊晶成長中受到影響。過去文獻指出,此兩界面的夾角為差排形成的重要參數。換句話說,當角度為銳角時,差排會較容易形成。據研究指出此夾角會受到固相磊晶成長中時環境的參雜物、外加應力、圖案引起之應力、或是方向性等原因影響。雖然對於鍺而言此結果不利於鍺在n型場效電晶體上應用差排應力記憶技術,對於不適合缺陷存在的p型場效電晶體而言卻或許是優點。 | zh_TW |
dc.description.abstract | In this thesis, we demonstrated a novel dislocation stress memorization technique (D-SMT) silicon n-type field-effect transistor (nFET) by gate-first process which is considered to be low cost and simpler manufacturing. Observations of applying D-SMT on Si nFETs are electrically characterized and analyzed. We also investigated the dislocation formation of Ge during two-dimensional solid-phase epitaxial growth (SPEG) process and characterized by transmission electron microscopy (TEM).
In first part, the D-SMT Si nFET with a gate lenth of SI{8}{um} and a gate width of SI{60}{um} was fabricated and electrically characterized. A saturation current and transconductance improvement of about 15\% and 10\% respectively were observed confirming that the strain-induced mobility enhancement was achieved by dislocations formation in the S/D recrystallized region. The strain retained even after nitride stressor removal in the process flow. High on/off ratio indicated that D-SMT process did not deteriorate the device quality. Furthermore, total resistance reduction with gate length scaling was observed with a higher mobility compared to control sample. With further gate pitch scaling and optimized parameters such as implantation profile, stress of capping film, annealing time and annealing temperature, the device performance would be further improved. In second part, (001)-oriented germanium was used to investigate the SPEG velocity along <100> direction and dislocation formation by pre amorphous implantation (PAI) and further annealing. After completely recrystallization of amorphous Ge, no dislocations was found to generate near the end-of-range (EOR). This might be caused by more isotropic SPEG orientation dependence of Ge compared to Si, which affected the angle $ heta$ between two growth fronts of (001) and (110) during two-dimensional SPEG. Historically, the $ heta$ has been considered as a significant parameter for dislocation (sometimes referred to mask edge defects) formation. That is, dislocations form much easier with an acute angle $ heta$, which has been reported to be affected by dopants, external applied stress, pattern-induced stress, and orientations during SPEG. Although this might be inconvenient for utilizing D-SMT in Ge nFETs, it might be advantageous for the use in Ge pFETs since dislocation defects would be undesirable in this case. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T23:42:52Z (GMT). No. of bitstreams: 1 ntu-103-R01522642-1.pdf: 8311325 bytes, checksum: 97fd5749239a8270771e76dba9a59236 (MD5) Previous issue date: 2014 | en |
dc.description.tableofcontents | 口試委員審定書 i
中文摘要 ii Abstract iii Contents v List of Figures vii List of Tables x 1 Introduction 1 1.1 Background: On the Scaling Limit of CMOS . . . . . . . . . . . . . . . 1 1.2 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 1.3 Thesis Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Strain Silicon Technology and Theoretical Background 7 2.1 Introduction to Strain Silicon Technology . . . . . . . . . . . . . . . . . 7 2.1.1 Effects of Strain on Electron Mobility . . . . . . . . . . . . . . . 8 2.1.2 Effects of Strain on Hole Mobility . . . . . . . . . . . . . . . . . 9 2.1.3 Piezoresistance coefficient . . . . . . . . . . . . . . . . . . . . . 9 2.2 Engineering Methods to Introduce Strain in MOSFET Channels . . . . . 12 2.2.1 Global Strain (Substrate-Induced Strain) . . . . . . . . . . . . . . 13 2.2.2 Local Strain (Process-Induced Strain) . . . . . . . . . . . . . . . 14 2.2.3 Stress Memorization Technique (SMT) . . . . . . . . . . . . . . 17 2.3 Dislocation Stress Memorization Technique (D-SMT) . . . . . . . . . . . 18 2.4 Solid Phase Epitaxial Growth (SPEG) in Silicon . . . . . . . . . . . . . . 23 2.4.1 Temperature Dependence . . . . . . . . . . . . . . . . . . . . . . 24 2.4.2 Substrate Orientation Dependence . . . . . . . . . . . . . . . . . 25 2.4.3 Impurity Dependence . . . . . . . . . . . . . . . . . . . . . . . . 27 2.4.4 Stress Dependence . . . . . . . . . . . . . . . . . . . . . . . . . 28 3 Demonstration of D-SMT on Silicon nMOSFETs 30 3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 3.2 Fabrication Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 3.3 Results and Discussions . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 4 Solid Phase Epitaxial Growth (SPEG) of (001) Oriented Germanium 39 4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 4.2 Fabrication Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 4.3 Results and Discussions . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 5 Conclusions and Future Works 46 Bibliography 49 | |
dc.language.iso | en | |
dc.title | 差排應力記憶技術應用於矽基N型場效電晶體之研究 | zh_TW |
dc.title | Demonstration of Dislocation Stress Memorization Technique (D-SMT) on Silicon nFET | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李敏鴻(Min-Hung Lee),李昌駿(Chang-Chun Lee) | |
dc.subject.keyword | 閘極先製製程,差排應力記憶技術,鍺,固相磊晶成長,固相磊晶再成長,遮罩邊缺陷,差排, | zh_TW |
dc.subject.keyword | Gate-first,dislocation stress memorization technique (D-SMT),germanium,solid-phase epitaxial growth (SPEG),solid-phase epitaxial regrowth (SPER),mask edge defect,dislocation, | en |
dc.relation.page | 57 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2014-07-24 | |
dc.contributor.author-college | 工學院 | zh_TW |
dc.contributor.author-dept | 機械工程學研究所 | zh_TW |
顯示於系所單位: | 機械工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 8.12 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。