請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16364
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 郭大維(Tei-Wei Kuo) | |
dc.contributor.author | Po-Chun Huang | en |
dc.contributor.author | 黃柏鈞 | zh_TW |
dc.date.accessioned | 2021-06-07T18:11:32Z | - |
dc.date.copyright | 2012-08-28 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-06-29 | |
dc.identifier.citation | [1] Ban Amir. Flash file system optimized for page-mode flash technologies. U.S. Patent No. 5937425, 1999.
[2] Amir Ban. Flash file system. U.S. Patent No.5404485, Apr. 1995. [3] Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, and Andrew Warfield. Xen and the art of virtualization. In Proceedings of the 19th ACM symposium on Operating systems principles, SOSP’03, pages 164–177, New York, NY, USA, 2003. ACM. [4] Li-Pin Chang and Tei-Wei Kuo. An adaptive striping architecture for flash memory storage systems of embedded systems. In RTAS ’02: Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’02), page 187, Washington, DC, USA, 2002. IEEE Computer Society. [5] Li-Pin Chang and Tei-Wei Kuo. An efficient management scheme for large-scale flash-memory storage systems. In SAC ’04: Proceedings of the 2004 ACM Symposium on Applied Computing, pages 862–868, New York, NY, USA, 2004. ACM. [6] Yuan-Hao Chang, Jen-Wei Hsieh, and Tei-Wei Kuo. Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design. In 44th ACM/IEEE Design Automation Conference, 2007 (DAC ’07), pages 212–217, June 2007. [7] Yuan-Hao Chang and Tei-Wei Kuo. A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. In DAC ’09: Proceedings of the 46th Annual Design Automation Conference, pages 858–863, New York, NY, USA, 2009. ACM. [8] Peter M. Chen, Edward K. Lee, Garth A. Gibson, Randy H. Katz, and David A. Patterson. RAID: high-performance, reliable secondary storage. ACM Comput. Surv., 26(2):145–185, June 1994. [9] Hyunjin Cho, Dongkun Shin, and Young Ik Eom. Kast: K-associative sector translation for nand flash memory in real-time systems. pages 507–512, april 2009. [10] T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to algorithms. MIT Press, Cambridge, MA, USA, 2001. [11] Western Digital. WD caviar blue series desktop hard drive spec sheet. June 2012. [12] Eran Gal and Sivan Toledo. Algorithms and data structures for flash memories. CSUR: ACM Computing Surveys, 37(2):138–163, 2005. [13] Garth Goodson and Rahul Iyer. Design tradeoffs in a flash translation layer. HPCA WEST’10: Workshop on the Use of Emerging Storage and Memory Technologies, 2010. [14] Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS ’09: Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 229–240, Mar. 2009. [15] Jen-Wei Hsieh, Tei-Wei Kuo, and Li-Pin Chang. Efficient identification of hot data for flash memory storage systems. Storage, ACM Transactions on,, 2(1):22–40, 2006. [16] Lan Huang. Stonehenge: A high performance virtualized storage cluster with QoS guarantees. 2003. [17] Seunggu Ji and Dongkun Shin. An efficient garbage collection for flash memorybased virtual memory systems. Consumer Electronics, IEEE Transactions on, 56(4):2355–2363, 2010. [18] Jeong-Uk Kang, Heeseung Jo, Jin-Soo Kim, and Joonwon Lee. A superblock-based flash translation layer for NAND flash memory. In EMSOFT ’06: Proceedings of the 6th ACM & IEEE International Conference on Embedded Software, pages 161–170, New York, NY, USA, 2006. [19] J. Katcher. PostMark: A new file system benchmark. Technical Report TR3022, Network Applicance Inc., 1997. [20] Atsuo Kawaguchi, Shingo Nishioka, and Hiroshi Motoda. A flash-memory based file system. In TCON ’95: Proceedings of the USENIX 1995 Technical Conference, pages 13–13, Berkeley, CA, USA, 1995. USENIX Association. [21] Taeho Kgil and Trevor Mudge. FlashCache: a NAND flash memory file cache for low power web servers. In Proceedings of the CASES ’06. ACM, 2006. [22] Hyojun Kim and Seongjun Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In USENIX Conference on File and Storage Technologies, FAST’08, pages 16:1–16:14, Berkeley, CA, USA, 2008. USENIX. [23] Jesung Kim, Jong Min Kim, S.H. Noh, Sang Lyul Min, and Yookun Cho. A space efficient flash translation layer for compactflash systems. Consumer Electronics, IEEE Transactions on,, 48(2):366–375, May 2002. [24] Tei-Wei Kuo, Yuan-Hao Chang, Po-Chun Huang, and Che-Wei Chang. Special issues in flash. In ICCAD ’08: Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pages 821–826, Nov. 2008. [25] S. K. Lai. Flash memories: Successes and challenges. Storage Technologies and Systems, IBM Journal of Research and Development,, 52(4/5):529–535, 2008. [26] Donghee Lee, Jongmoo Choi, Jong-Hun Kim, S.H. Noh, Sang Lyul Min, Yookun Cho, and Chong Sang Kim. LRFU: a spectrum of policies that subsumes the least recently used and least frequently used policies. IEEE Trans. Comput., 50(12):1352–1361, December 2001. [27] Sang-Won Lee, Won-Kyoung Choi, and Dong-Joo Park. FAST: An efficient flash translation layer for flash memory. LNCS ’06: Lecture Notes in Computer Science, pages 879–887, 2006. [28] Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, and Ha-Joo Song. A log buffer-based flash translation layer using fully-associative sector translation. Embedded Computing Systems, ACM Transactions on,, 6(3):18, 2007. [29] Zhi Li, Peiquan Jin, Xuan Su, Kai Cui, and Lihua Yue. CCF-LRU: a new buffer replacement algorithmfor flash memory. IEEE Trans. Consum. Electron., 55(3):1351–1359, August 2009. [30] Song-He Liu, Xiang-Mo Zhao, Jun Zhang, and Ya-Nan Huang. A static trigger wearleveling strategy for flash memory in embedded system. In Fifth IEEE International Symposium on Embedded Computing, 2008 (SEC ’08), pages 255–259, Oct. 2008. [31] DRAMeXchange Tech. Flash Spot and Contract Prices, www.dramexchange.com. Mar. 2010. [32] IOzone Filesystem Benchmark. http://www.iozone.org. [33] Microsoft Corporation. Windows Sysinternals: Documentation, downloads, and additional resources, technet.microsoft.com/en-us/sysinternals/default.aspx/, 2012. [34] Microsoft Diskmon for Windows. http://technet.microsoft.com. [35] OCZ Technology Group Inc. The OCZ Colossus Series SATA II 3.5” SSD Specifications, www.ocztechnology.com, 2012. [36] PhotoFast Global Inc. The PhotoFast GMonster-V3 SSD Specifications, www.photofast.tw, 2012. [37] Seagate Technology LLC. Seagate desktop hard drive spec sheet. 2012. [38] SNIA: The IOTTA Trace Repository. iotta.snia.org. [39] Texas Instrument. LM3S8962 Microcontroller Datasheet, www.ti.com/product/lm3s8962. 2008. [40] N. Megiddo and D.S. Modha. Outperforming LRU with an adaptive replacement cache algorithm. Computer, 37(4):58–65, April 2004. [41] Micron. The 128Gbits SLC NAND Flash Memory Specification, www.micron.com. 2007. [42] Micron. The 64Gbits SLC NAND Flash Memory Specification, www.micron.com. 2007. [43] Micron. Spectek FxxL63B?HP flash-memory chip datasheet. 2010. [44] Micron. Spectek FxxM72A flash-memory chip datasheet. 2010. [45] Microsoft. MSDN Library: SDRAM Density and Capacity and Power Consumption, msdn.microsoft.com/en-us/library/aa462406.aspx, 2010. [46] Dongchul Park, Biplob Debnath, and David Du. CFTL: a convertible flash translation layer adaptive to data access patterns. In ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS’10, pages 365–366, New York, NY, USA, June 2010. ACM. [47] Seon-yeong Park, Dawoon Jung, Jeong-uk Kang, Jin-soo Kim, and Joonwon Lee. CFLRU: a replacement algorithm for flash memory. In International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES ’06, pages 234–241, New York, NY, USA, 2006. ACM. [48] Zhiwei Qin, Yi Wang, Duo Liu, and Zili Shao. Demand-based block-level address mapping in large-scale NAND flash storage systems. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES/ISSS ’10, pages 173–182, New York, NY, USA, 2010. ACM. [49] Yoon Jae Seong, Eyee Hyun Nam, Jin Hyuk Yoon, Hongseok Kim, Jin-Yong Choi, Sookwan Lee, Young Hyun Bae, Jaejin Lee, Yookun Cho, and Sang Lyul Min. Hydra: A block-mapped parallel flash memory solid-state disk architecture. Computers, IEEE Transactions on, 59(7):905–921, july 2010. [50] SpecTek. The MLC NAND Flash Chip FxxL63A Datasheet, www.spectek.com. 2010. [51] SpecTek. The SLC NAND Flash Chip FNNM40A Datasheet, www.spectek.com. 2010. [52] Chin-Hsien Wu and Tei-Wei Kuo. An adaptive two-level management for the flash translation layer in embedded systems. In ICCAD ’06: Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design, pages 601–606, New York, NY, USA, 2006. ACM. [53] Guangxia Xu, Yanbing Liu, Xiaoqin Zhang, and Mingwei Lin. Garbage collection policy to improve durability for flash memory. Consumer Electronics, IEEE Transactions on, 58(4):1232–1236, 2012. [54] Keun Soo Yim, Hyokyung Bahn, and Kern Koh. A flash compression layer for smartmedia card systems. Consumer Electronics, IEEE Transactions on, 50(1):192–197, Feb 2004. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16364 | - |
dc.description.abstract | 近年來,隨著各項軟、硬體技術之日益發達,對資料的儲存需求迅速的增加,資料儲存系統設計的重要性也與日俱增。由於智慧型手機等新一代計算環境對於資料儲存系統的性能與可靠性要求越益嚴苛且多樣化,儲存系統的設計面臨著更嚴苛的挑戰。同時,由於快閃記憶體與硬碟等當前之主流儲存媒體其天生之存取特性與限制,儲存系統的設計正面臨困境,無法完全滿足新一代計算環境之資料儲存需求。有鑑於此,本論文考慮包括記憶體、快閃記憶體以及硬碟等當前之主流記憶及資料儲存媒體的特性,並試圖藉由整合性的統籌管理截長補短,以提升儲存系統之性能、可靠性,同時降低成本。於本論文的第一部分中,我們提出了一個機制,試圖解決低成本、大容量快閃記憶體之管理問題。本論文之第二部分則試圖探討隨機存取記憶體與快閃記憶體的整合管理問題,以進一步提升系統之效能。最後,我們考慮複合式硬碟之架構,並且整合管理快閃記憶體與硬碟,來改善儲存系統性能之可預測性及壽命。經由一系列之實驗,我們探討了本論文所提出方法之優點與限制,並對其可行性進行了驗證。 | zh_TW |
dc.description.abstract | In recent years, the significance of data storage systems had been highlighted with the advances of various software and hardware technologies and the rapid growth of data storage demands. As next-generation computing environments, such as smart phones, have more serious and diversified demands on data storage, the design of data storage systems now face even tougher challenges, and can not completely respect the data storage demands from next-generation computing environments. In response, this dissertation jointly considers the characteristics of the mainstream memory and storage media, such as random-access memory (RAM), flash memory and hard disk, so as to best utilize the advantages of each memory/storage medium to improve the performance, reliability and cost of data storage systems. In the first part of this dissertation, we propose a strategy to alleviate the management problems of low-cost, huge-scale flash-memory storage systems. The second part of this dissertation investigates the joint management problem of RAM and flash memory to further improve the performance of the storage system. Last but not least, we consider the composite architecture of storage systems with hard disk and flash memory, so as to obtain a better predictability and lifetime of the storage systems. The benefits, limitations and the feasibility of the proposed strategies are then verified through a series of experimental studies. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T18:11:32Z (GMT). No. of bitstreams: 1 ntu-101-F95922070-1.pdf: 7265135 bytes, checksum: e96ae4aa48ac1933dbf7a7c19b1b1759 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | Abstract in Chinese vii
Abstract ix Acknowledgment xi Contents xiii List of Figures xvii List of Tables xviii 1 Introduction 1 2 Index-Based Management Scheme for Huge-Scale, Low-End Flash Memory Storage Systems 7 2.1 Overview and Motivations 7 2.2 System Architecture 13 2.3 An Index-Based Flash-Memory Management Scheme 16 2.3 Analysis and Experiments 31 2.4 Work Summary 45 3 Joint Management of RAM and Flash Memory with Access Pattern Considerations 50 3.1 Overview and Motivations 50 3.2 System Architecture 53 3.3 Joint Management of RAM and Flash Memory 56 3.4 Performance Evaluation 65 3.5 Work Summary 72 4 Performance-predictable Joint Management of Hard Disk and Flash Memory 74 4.1 Overview 74 4.2 Motivations 77 4.3 Performance-predictable JointManagement of Hard Disk and Flash Memory 81 4.4 Analytical & Experimental Studies 90 4.5 Work Summary 93 5 Conclusion 95 Bibliography 97 Curriculum Vitae 105 Publication List 107 | |
dc.language.iso | en | |
dc.title | 記憶體、快閃記憶體及硬碟之整合管理機制 | zh_TW |
dc.title | Joint Management Schemes of RAM, Flash Memory and Disks | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-2 | |
dc.description.degree | 博士 | |
dc.contributor.coadvisor | 張原豪(Yuan-Hao Chang) | |
dc.contributor.oralexamcommittee | 洪士灝(Shih-Hao Hung),曾煜棋(Yu-Chee Tseng),謝錫?(Ce-Kuen Shieh),郭耀煌(Yau-Hwang Kuo),施吉昇(Chi-Sheng Shih) | |
dc.subject.keyword | 儲存系統,記憶體,快閃記憶體,硬碟,效能, | zh_TW |
dc.subject.keyword | storage system,RAM,flash memory,hard disk,performance, | en |
dc.relation.page | 108 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2012-06-29 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 7.09 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。