請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16149
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉致為 | |
dc.contributor.author | Jing-Yi Lin | en |
dc.contributor.author | 林京毅 | zh_TW |
dc.date.accessioned | 2021-06-07T18:02:54Z | - |
dc.date.copyright | 2012-08-10 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-08-01 | |
dc.identifier.citation | Chapter 1 Reference
[1] D. Kahng, and M. M. Atalla, “Silicon-silicon dioxide field induced surface devices,” in IRE-AIEEE Solid-State Device Research Conference, (Carnegie Inst. of Tech., Pittsburgh, PA), 1960. [2] G. E. Moore, “Cramming more components onto integrated circuits (Reprinted from Electronics, pg 114-117, April 19, 1965),” Proc. IEEE, vol. 86, no. 1, pp. 82-85, Jan, 1998. [3] C.-Y. Peng, F. Yuan, C.-Y. Yu, P.-S. Kuo, M. H. Lee, S. Maikap, C.-H. Hsu, and C. W. Liu, “Hole mobility enhancement of Si0.2Ge0.8 quantum well channel on Si,” Appl. Phys. Lett., vol. 90, p. 012114, 2007. [4] M. L. Lee, and E. A. Fitzgerald, “Optimized strained Si/strained Ge dual-channel heterostructures for high mobility P- and N-MOSFETs,” IEDM Tech. Dig., pp. 429, 2003. [5] A. Nayfeh, C. O. Chui, T. Yonehara, and K. C. Saraswat, “Fabrication of High-Quality p-MOSFET in Ge Grown Heteroepitaxially on Si,” IEEE Electron Device Lett., vol. 26, no. 5, p. 311, 2005. Chapter 2 Reference [1] S.M. Sze, Physics of Semiconductor Devices, John Wiley and Sons, Inc, New York, 1981. [2] A. Toriumi, T. Tabata, C.-H. Lee, T. Nishimura, K. Kita and K. Nagashio, “Opportunities and challenges for Ge CMOS – Control of interfacing field on Ge is a key,” Microelectronic Engineering, vol. 86, pp. 1571-1576, 2009. [3] D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, D-L. Kwong, “Fully silicided NiSi:Hf-LaAlO3/SC-GOI n-MOSFETs with high electron mobility,” IEEE Elec. Dev. Lett., vol. 25, p. 559, 2004. [4] E. P. Gusev, H. Shang, M. Copel, M. Grilbeyuk, C. D’Emic, P. Kozlowski, T. Zabel, “Microstructure and thermal stability of HfO2 gate dielectric deposited on Ge(100),” App. Phys. Lett., vol. 85, p. 2334, 2004. [5] C. O. Chui, S. Ramanathan, B. B. Triplet, P. C. McIntyre, K. C. Saraswat, “Ge MOS capacitors incorporating ultrathin High-k gate dielectric,” IEEE Elec. Dev. Lett., vol. 23, p. 473, 2002. [6] C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, “A Sub-400oC Germanium MOSFET Technology with High-κ Dielectric and Metal Gate,” IEDM Tech. Dig., p. 4370, 2002. [7] T. Maeda, M. Nishizawa, Y. Morita, “Role of germanium nitride interfacial layers in HfO2/germanium nitride/germanium metal-insulator-semiconductor structures,” Appl. Phys. Lett., vol. 90, p. 072911, 2007. [8] C. O. Chui, F. Ito, K. Saraswat, “Nanoscale germanium MOS dielectrics- Part I: Germanium oxynitrides,” IEEE Trans. Elec. Dev., vol. 53, p. 1501, 2006. [9] Y. Oshima, M. Shandalov, Y. Sun, P. Pianetta, P. C. McIntyre, “Hafnium oxide/germanium oxynitride gate stacks on germanium: capacitance scaling and interface state denstity,” Appl. Phys. Lett., vol. 94, p. 183102, May 2009. [10] H. Kim, P. C. McIntyre, C. O. Chui, K. C. Saraswat, M.-H. Cho, “Interfacial characteristics of HfO2 grown on nitrided Ge (100) substrates by atomic-layer deposition,” Appl. Phys. Lett., vol. 85, p. 2902, 2004. [11] C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, “Atomic Layer Deposition of High-k Dielectric for Germanium MOS Applications—Substrate Surface Preparation,” IEEE Elec. Dev. Lett., vol. 25, no. 5, May 2004. [12] T. Sugawara, R. Sreenivasan, and P. C. McIntyre, “Mechanism of germanium plasma nitridation,” J. Vac. Sci. Technol. B, vol. 24, Issue 5, p. 2442-2448, 2006. [13] N. Taoka, M. Harada, Y. Yamashita, T. Yamamoto, N. Sugiyama, S. Takagi, “Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion hole mobility,” Appl. Phys. Lett., vol. 92, p. 113511, 2008. [14] K. Martens, C. O. Chui, G. Brammertz, B. De Jaeger, D. Kuzum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, G. Groeseneken, “On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates,” IEEE Trans. Elec. Dev., vol. 55, p. 547-555, Feb. 2008. [15] M. Caymax, F. Leys, J. Mitard, K. Martens, L. Yang, G. Pourtois, W. Vandervorst, M. Meuris, and R. Looa, “The Influence of the Epitaxial Growth Process Parameters on Layer Characteristics and Device Performance in Si-Passivated Ge pMOSFETs,” J. Electrochem. Soc., vol. 156, no. 12, H979-H985, 2009. [16] C.-C. Cheng, C.-H. Chien, G.-L. Luo, J.-C. Liu, C.-C. Kei, D.-R. Liu, C.-N. Hsiao, C.-H. Yang, and C.-Y. Changa, “Characteristics of Atomic-Layer-Deposited Al2O3 High-k Dielectric Films Grown on Ge Substrates,” J. Electrochem. Soc., vol. 155, no. 10, G203-G208, 2008. [17] A. Dimoulas, D. Tsoutsou, Y. Panayiotatos, A. Sotiropoulos, G. Mavrou, S. F. Galata, and E. Golias, “The role of La surface chemistry in the passivation of Ge,” App. Phys. Lett., vol. 96, p. 012902, 2010. [18] C. X. Li and P. T. Lai, “Wide-bandgap high-k Y2O3 as passivating interlayer for enhancing the electrical properties and high-field reliability of n-Ge metal-oxide semiconductor capacitors with high-k HfTiO gate dielectric,” App. Phys. Lett., vol. 95, p. 022910, 2009. [19] A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. V. Elshocht, M. Caymax, M. Heyns, and M. Meuris, “Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide,” Appl. Phys. Lett., vol. 91, p. 082904, 2005. [20] M. Kobayashi, G. Thareja, M. Ishibashi, Y. Sun, P. Griffin, J. McVittie, P. Pianetta, K. C. Saraswat, and Y. Nishi, “Radical oxidation of germanium for interface gate dielectric GeO2 formation in metal-insulator-semiconductor gate stack,” J. Appl. Phys., Vol. 106, p. 104117, 2009. [21] C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “Ge/GeO2 Interface Control with High-Pressure Oxidation for Improving Electrical Characteristics,” Appl. Phys. Exp., vol. 2, p. 071404, 2009. [22] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, “Ge-Interface Engineering With Ozone Oxidation for Low Interface-State Density,” IEEE Electron Device Lett., vol. 29, no. 4, p. 328, 2008. [23] S. Saito, T. Hosoi, H. Watanabe, and T. Ono, “First-principles study to obtain evidence of low interface defect density at Ge/GeO2 interfaces,” Appl. Phys. Lett., vol. 95, p. 011908, 2009. [24] O. Bethge, S. Abermann, C. Henkel, C. J. Straif, H. Hutter, J. Smoliner, and E. Bertagnolli, “Process temperature dependent high frequency capacitance-voltage response of ZrO2/GeO2/germanium capacitors,” Appl. Phys. Lett., vol. 96, p. 052902, 2010. [25] F. Bellenger, B. De Jaeger, C. Merckling, M. Houssa, J. Penaud, L. Nyns, E. Vrancken, M. Caymax, M. Meuris, T. Hoffmann, K. De Meyer, and M. Heyns, “High FET Performance for a Future CMOS GeO2-Based Technology,” IEEE Electron Device Lett., vol. 31, no. 5, p. 402, 2010. [26] C. O. Chui, L. Kulig, J. Moran, W. Tsai, K. C. Saraswat, “Germanium n-type shallow junction activation dependences,” Appl. Phys. Lett., vol. 89, p. 091909, 2005. [27] C. O. Chui, K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, and K. C. Saraswat, “Activation and diffusion studies of ion-implanted p and n dopants in germanium,” Appl. Phys. Lett., vol. 83, p. 3275, 2003. [28] Y.-L. Chao and J. C. S. Woo, “Germanium n+/p Diodes: A Dilemma Between Shallow Junction Formation and Reverse Leakage Current Control,” IEEE Trans. Elec. Dev., vol. 57, no. 3, p. 665, 2010. [29] Z. H. Lu, “Air-stable Cl-terminated Ge(111),” Appl. Phys. Lett., vol. 68, no.4, p. 520, 1996. [30] D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, “Ge (100) and (111) N- and P-FETs With High Mobility and Low-T Mobility Characterization,” IEEE Trans. Elec. Dev., vol. 56, no. 4, p. 648, 2009. [31] Z. H. Lu, “Air-stable Cl-terminated Ge(111),” Appl. Phys. Lett., vol. 68, no.4, p. 520, 1996. [32] Y. Kamata, T. Ino, M. Koyama, and A. Nishiyama, “Improvement in C-V characteristics of Ge metal-oxide semiconductor capacitor by H2O2 incorporated HCl pretreatment,” Appl. Phys. Lett., vol. 92, p. 063512, 2008. [33] S. Sun, Y. Sun, Z. Liu, D.-I. Lee, S. Peterson, and P. Pianetta, “Surface termination and roughness of Ge(100) cleaned by HF and HCl solutions,” Appl. Phys. Lett., vol. 88, p. 021903, 2006. [34] T. Sasada, Y. Nakakita, M. Takenaka, and S. Takagi, “Surface orientation dependence of interface properties of GeO2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation,” J. Appl. Phys., vol. 106, p. 073716, 2009. [35] S. Baldovino, A. Molle, and M. Fanciulli, “Influence of the oxidizing species on the Ge dangling bonds at the (100)Ge/GeO2 interface,” Appl. Phys. Lett., vol. 96, p. 222110, 2010. [36] T. Hosoi, K. Kutsuki, G. Okamoto, M. Saito, T. Shimura, and H. Watanabe, “Origin of flatband voltage shift and unusual minority carrier generation in thermally grown GeO2 /Ge metal-oxide-semiconductor devices,” Appl. Phys. Lett., vol. 94, p. 202112, 2009. [37] http://www.mksinst.com/docs/UR/astexOZONEdata.pdf Ozone Data Conversion Tables. [38] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, “Record-high Electron Mobility in Ge n-MOSFETs exceeding Si Universality,” IEDM Tech. Dig., p. 457, 2009. [39] T. Janssens, C. Huyghebaert, D. Vanhaeren, G. Winderickx, A. Satta, M. Meuris and W. Vandervorst, “Heavy ion implantation in Ge: Dramatic radiation induced morphology in Ge,” Vac. Sci. Technol. B, vol. 24, p. 510, 2006. [40] C.-C. Cheng, C.-H. Chien, G.-L. Luo, C.-L. Lin, H.-S. Chen, J.-C. Liu, C.-C. Kei, C.-N. Hsiao, and C.-Y. Chang, “Junction and Device Characteristics of Gate-Last Ge p- and n-MOSFETs With ALD-Al2O3 Gate Dielectric,” IEEE Trans. Electron Devices, vol. 56, no. 8, pp. 1681-1689, Aug . 2009. [41] Y. C. Fu, W. Hsu, Y.-T. Chen, H.-S. Lan, C.-H. Lee, H.-C. Chang, H.-Y. Lee, G.-L. Luo, C.-H. Chien, C. W. Liu, C. Hu, and F.-L. Yang, “High mobility high on/off ratio C-V dispersion-free Ge n-MOSFETs and their strain response,” Tech. Dig. - Int. Electron Devices Meet. 2010, 432 (2010). [42] J. D. Plummer, M. D. Deal, and P. B. Griffin, Silicon VLSI Technology, Prentice–Hall, Upper Saddle River, NJ, p. 461, 2000. [43] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, “Fermi-level pinning and charge neutrality level in germanium,” Appl. Phys. Lett., vol. 89, p.252110, 2006. [44] T. Nishimura, K. Kita, and A. Toriumi, “Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface,” Appl. Phys. Lett., vol. 91, p.123123, 2009. [45] J.-Y. Jason Lin, Arunanshu, M. Roy, Aneesh Nainani, Yun Sun, K. C. Saraswat, “Increase in current density for metal contacts to n-germanium by inserting TiO2 interfacial layer to reduce Schottky barrier height, ” Appl. Phys. Lett., vol. 98, p.092113, 2011. Chapter 3 Reference [1] D. Kuzum, T. Krishnamohan, A. Nainani1, Y. Sun, P. A. Pianetta, H. S-. P. Wong, and K. C. Saraswat, “Experimental Demonstration of High Mobility Ge NMOS,” IEDM Tech. Dig., p. 453, 2009. [2] M. Caymax, G. Eneman, F. Bellenger, C. Merckling, A. Delabie, G. Wang, R. Loo, E. Simoen, J. Mitard, B. De Jaeger, G.Hellings, K. De Meyer, M. Meuris, M. Heyns, “Germanium for advanced CMOS anno 2009: a SWOT analysis,” IEDM Tech. Dig., p. 463, 2009. [3] J. Mitard, B. De Jaeger, F.E. Leys, G. Hellings, K. Martens, G. Eneman, D.P. Brunco, R. Loo, J.C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. Vrancken, C.H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, M.M. Heyns, “Record ION/IOFF performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability,” IEDM Tech. Dig., p.873, 2008. [4] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka and S. Takagi, “High Performance GeO2/Ge nMOSFETs with Source/Drain Junctions Formed by Gas Phase Doping,” IEDM Tech. Dig., p.681, 2009. [5] R. Xie, T. H. Phung, W. He, Z. Sun, M. Yu, Z. Cheng and C. Zhu, “High Mobility High-k/Ge pMOSFETs with 1 nm EOT - New Concept on Interface Engineering and Interface Characterization,” IEDM Tech. Dig., p.393, 2008. [6] D. Kuzum, A. J. Pethe , T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, K. C. Saraswat, “Interface-engineered Ge (100) and (111), N- and P-FETs with high mobility,” IEDM Tech. Dig., p. 723, 2007. [7] K. Martens, B. D. Jaeger, R. Bonzom, J. V. Steenbergen, M. Meuris,G. Groeseneken, and H. Maes, “New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET development”, IEEE Electron Device Lett., vol. 27, p.405 , 2006. [8] P. Tsipas and A. Dimoulas, “Modeling of negatively charged states at the Ge surface and interfaces,” Appl. Phys. Lett., vol. 94, p. 012114, 2009. [9] M. Kobayashi, G. Thareja, M. Ishibashi, Y. Sun, P. Griffin, J. McVittie, P. Pianetta, K. C. Saraswat, and Y. Nishi, “Radical oxidation of germanium for interface gate dielectric GeO2 formation in metal-insulator-semiconductor gate stack,” J. Appl. Phys., vol. 106, p. 104117, 2009. [10] C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “Ge/GeO2 Interface Control with High-Pressure Oxidation for Improving Electrical Characteristics,” Appl. Phys. Exp., vol. 2, p. 071404, 2009. [11] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, “Ge-Interface Engineering With Ozone Oxidation for Low Interface-State Density,” IEEE Electron Device Lett., vol. 29, no. 4, p. 328, 2008. [12] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, “High-Performance GeO2/Ge nMOSFETs With Source/Drain Junctions Formed by Gas-Phase Doping”, IEEE Electron Device Lett.,vol.31, p.1092, 2010. [13] Jeehwan Kim, Stephen W. Bedell, and Devendra K. Sadana, “Improved germanium n+/p junction diodes formed by coimplantation of antimony and phosphorus”, Appl. Phys. Lett., vol. 98, p. 082112, 2011. [14] G. Thareja, S.-L. Cheng, T. Kamins, K. Saraswat, and Y. Nishi, “Junctions obtained using rapid thermal annealing of coimplanted P and Sb”, IEEE Electron Device Lett., vol. 32, p. 608, 2011. [15] S. J. Whang, S. J. Lee, F. Gao, N. Wu, C. X. Zhu, J. S. Pan, L. J. Tang, D. L. Kwong, “Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma-PH3 and thin AIN) and TaN/HfO2 Gate stack,” IEDM Tech. Dig., p. 307, 2004. [16] F. Bellenger, B. De Jaeger, C. Merckling, M. Houssa, J. Penaud, L. Nyns, E. Vrancken, M. Caymax, M. Meuris, T. Hoffmann, K. De Meyer, and M. Heyns, “High FET Performance for a Future CMOS GeO2-Based Technology,” IEEE Electron Device Lett., vol. 31, no. 5, p. 402, 2010. [17] C.-C. Cheng, C.-H. Chien, G.-L. Luo, C.-L. Lin, H.-S. Chen, J.-C. Liu, C.-C. Kei, C.-N. Hsiao, and C.-Y. Chang, “Junction and Device Characteristics of Gate-Last Ge p- and n-MOSFETs With ALD-Al2O3 Gate Dielectric,” IEEE Trans. Electron Devices, vol. 56, no. 8, pp. 1681-1689, Aug . 2009. [18] N. Wu, Q. Zhang, N. Balasubramanian, D. S. H. Chan, and C. Zhu, “Characteristics of Self-Aligned Gate-First Ge p- and n-Channel MOSFETs Using CVD HfO2 Gate Dielectric and Si Surface Passivation,” IEEE Trans. Electron Devices, vol. 54, no. 4, p. 733, 2007. [19] Challenges and Innovations in Nano-CMOS Transistor Scaling, Intel, http://www.intel.com/technology/silicon/Neikei_Presentation_2009_Tahir_Ghani.ppt . [20] T. Maeda, Y. Morita, and S. Takagi, “High Electron Mobility Ge n-Channel Metal–Insulator–Semiconductor Field-Effect Transistors Fabricated by the Gate-Last Process with the Solid Source Diffusion Technique,” Appl. Phys. Exp., vol. 3, p. 061301, 2010. [21] C. N. Berglund, “Surface states at steam-grown silicon-silicon dioxide interfaces”, IEEE Trans. Elec. Dev., vol.13, p. 701, 1966. [22] L. M. Terman, “An investigation of surface states at a Silicon/Silicon Oxide interface employing metal-oxide-silicon diodes”, Solid-State Electronics, vol.31, p.1077, 1988. [23] R. Castagne and A. Vapaille, “Description of SiO2-Si interface properties by means very low frequency MOS capacitance measurements”, Surf. Sci., vol.28, p.157, 1971 [24] J. S. Brugler and P. G. A. Jespers, “Charge pumping in MOS devices”, IEEE Trans. Elec. Dev., vol.16, p. 297, 1969. [25] E. H. Nicollian and J. R. Brews, MOS Physics and Technology, Wiley, New York, 2003. [26] Y.-C. Yeo, T.-J.e King, and C. Hu, “Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology,” J. Appl. Phys., Vol. 92, no. 12, p. 7266, 2002. [27] Dimoulas, P. Tsipas, A. Sotiropoulos, E. K. Evangelou, “Fermi-level pinning and charge neutrality level in germanium”, Appl. Phys. Lett., vol. 89, p. 252110, 2006. [28] T. Nishimura, K. Kita, and A. Toriumi, “Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface,” Appl. Phys. Lett., vol. 91, p. 123123, 2007. [29] D. Kuzum, K. Martens, T. Krishnamohan, and K. C. Saraswat, “Characteristics of surface states and charge neutrality level in Ge,” Appl. Phys. Lett., vol. 95, p. 252101, 2009. [30] C. H. Lee, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, “High-Electron-Mobility Ge/GeO2 n-MOSFETs With Two-Step Oxidation,” IEEE Trans. Electron Devices, vol. 58, no. 5, pp. 1295, 2011. [31] http://www.materialsdesign.com/appnote/energy-band-structure-germanium [32] M. Kobayashi, T. Irisawa, B. Magyari-Kope, K. Saraswat, H.-S. P. Wong, and Y. Nishi, “Uniaxial Stress Engineering for High-Performance Ge NMOSFETs,” IEEE Trans. Electron Devices, vol. 57, no. 5, p. 1037, 2010. [33] J. Singh, Electronic and Optoelectronic Properties of Semiconductor Structures, Cambridge University Press, Cambridge, 2003, p. 132. [34] K. Uchida, T. Krishnamohan, K. C. Saraswat, and Y.o Nishi, “Physical Mechanisms of Electron Mobility Enhancement in Uniaxial Stressed MOSFETs and Impact of Uniaxial Stress Engineering in Ballistic Regime,” IEDM Tech. Dig., 2005. [35] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, “Electron mobility enhancement in strained-germanium n-channel metal-oxide- semiconductor field-effect-transistors”, Appl. Phys. Lett., vol. 91, p. 102103, 2007 Chapter 4 Reference [1] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, “Electron mobility enhancement in strained-germanium n-channel metal-oxide- semiconductor field-effect-transistors”, Appl. Phys. Lett., vol. 91, p. 102103, 2007 [2] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, “Record-high Electron Mobility in Ge n-MOSFETs exceeding Si Universality”, IEDM Tech. Dig., p. 457, 2009. [3] D. Kuzum, A. J. Pethe , T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, K. C. Saraswat, “Interface-engineered Ge (100) and (111), N- and P-FETs with high mobility,” IEDM Tech. Dig., p. 723, 2007. [4] M. Jamil, J. Oh, M. Ramon, S. Kaur, P. Majhi, E. Tutuc, and S. K. Banerjee, “High-Mobility TaN/Al2O3/Ge(111) n-MOSFETs With RTO-Grown Passivation Layer,” IEEE Electron Device Lett., vol. 31, p. 1208 , 2010. [5] A. Toriumi, C. H. Lee, S. K. Wang, T. Tabata, M. Yoshida, D. D. Zhao, T. Nishimura, K. Kita, and K. Nagashio, “Material Potential and Scalability Challenges of Germanium CMOS”, IEDM Tech. Dig., p. 647, 2011. [6] S.M. Sze, Physics of Semiconductor Devices, John Wiley and Sons, Inc, New York, 1981. [7] M. Kobayashi, G. Thareja, M. Ishibashi, Y. Sun, J. P. McVittie, P. Pianetta, K. Saraswat, and Y. Nishi, “Radical oxidation of germanium for interface gate dielectric GeO2 formation in metal-insulator-semiconductor gate stack”, J. Appl. Phys, vol. 106, p. 104117, 2009. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16149 | - |
dc.description.abstract | 近代半導體工業跟隨著莫爾定律的規則,持續地將元件微縮(Scaling)進化。但傳統的矽金氧半場效電晶體(MOSFETs)技術已經逐漸面對其微縮的極限。為了要持續維持著元件微縮的步調,必須要開發更高載子遷移率(Carrier Mobility)的新材料來取代傳統矽做為元件通道材料,像鍺或是其他三五族的高載子遷移率材料目前受到相當的矚目,而其中鍺它擁有優越的高遷移率電子與電洞,更是被認為能在未來使用於22奈米節點製程以取代矽。然而,鍺元件仍然存在著許多難題需要克服,其中主要的是高介電係數材料(High-k)的製程整合,n型參雜物(Dopants)的活化改善,表面鈍化的處理,以及適當的應變(Strain)技術。
本論文中,我們利用了高速熱氧化法(RTO)來成長二氧化鍺(GeO2)做為鍺與高介電系數材料的介面層(Interfacial Layer),接著使用了臭氧為基底的低溫原子沉積(ALD)來生長三氧化二鋁(Al2O3)來保護並增進二氧化鍺的品質,其效應可由鍺金氧半電容元件的電容特性量測得知,而我們也做了以氧氣為基底的低溫原子沉積來生長三氧化二鋁的金氧半電容元件比較以確認臭氧的效應。此外,我們利用了高速熱退火(RTA)來活化離子佈值並成功製作了高開關比率的n+/p二極體,其二極體的理想因子為1.06代表接面中的缺陷很少。 先前許多研究中的鍺n型金氧半元件並沒有表現出其高載子遷移率的特性。而我們利用了二氧化鍺使鍺的表面鈍化,並使用了臭氧對閘極層進行處理,以及使用高速熱退火來活化源極以及汲極的離子佈值區,成功的使高介電係數介電質與閘極最後製程整合到鍺基板上,並在鍺的(100)基板上製作出了有高遷移率電子的鍺金氧半場效電晶體元件。元件中的介面品質可由電導方法量測得知。閘極中不同厚度二氧化鍺的元件表現出相同的表面粗糙散射(Surface Roughness Scattering)效應。而對於元件加了適當的應力後,藉由產生鍺的能帶分裂(Band Splitting)以及電子重新分佈(Electron Repopulation)可再使載子遷移率提升。 n型鍺金氧半場效電晶體元件在(111)方向的基板上擁有最高的載子遷移率,我們成功的製作了超過傳統矽2倍載子遷移率的金氧半場效電晶體元件在鍺(111)基板上,而基板參雜濃度與載子遷移率的關係也由實驗上證實。 | zh_TW |
dc.description.abstract | Recently, semiconductor industry technology has followed the path of scaling trend based on Moore’s law. But conventional bulk Si MOSFETs is approaching its fundamental scaling limits. For the continued of the scaling trend, high mobility materials have been comprehensively investigated as channel material for replacing Si, such as Ge or III-V material due to its high intrinsic carrier mobility. Ge has become a promising candidate to be use on 22nm nodes for beyond CMOS technology, because it has high electron and hole mobility on bulk substrate. At the same time, there are several critical issues for Ge device. The primary challenges to achieve high mobility Ge MOSFETs are the high-k integration process, the improvement of n-type dopants activation, reduction of interface traps density, and proper strain configuration.
In this thesis, rapid thermal oxidation is used as the fast and effective Ge interface passivation. Al2O3 as high-k layer is deposited by atomic-layer-deposition (ALD) using ozone as oxidant at low temperature. It could improve the interface quality of Ge metal-insulator-semiconductor (MIS) capacitors. The effect of ozone treatment is confirmed by comparing with the control samples which Al2O3 was deposited by using O2 as oxidant. The electrical characterizations by dispersion-free C-V curves of Ge MISCAPs are investigated. Moreover, high on/off ratio n+/p diodes were fabricated by ion-implantation and rapid thermal annealing for activation. The ideality factor of ~1.06 and high on/off ratio of ~106 are obtained, indicating low defects within the junction. The performances of Ge n-MOSFETs do not reach its potential of high mobility in many previous studies. In this work, with GeO2 passivation, ozone treatment, rapid thermal annealing on Source/Drain activation and gate-last integration process with high-k dielectrics, Ge n-MOSFETs demonstrating high peak electron mobility (~ 976 cm2/V-s) for Ge (001) substrate and excellent electrical transistor behaviors are fabricated. Effects of interface states are demonstrated by conductance method. Ge MOSFETs which GeO2 with various thicknesses in gate stack exhibit the same interface roughness scattering behavior. Proper stress further boosts the mobility enhancement by band splitting and electron repopulation. Ge (111) n-MOSFETs that achieved highest electron mobility among all different orientation may be investigated. The peak mobility reaches 2200 cm2/V-s, ~2 times of the Si universal mobility, of Ge MOSFETs on (111) substrates is demonstrated. Substrate doping dependence of electron mobility also experimentally investigated. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T18:02:54Z (GMT). No. of bitstreams: 1 ntu-101-R99943075-1.pdf: 2542162 bytes, checksum: 9bdfed765c61c5ce161121c9ff2b41e1 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | Chapter 1 Introduction
1.1 Motivation 1 1.2 Thesis organization 4 1.3 References 5 Chapter 2 Ge Interface Passivation and n+/p Diodes 2.1 Introduction 6 2.2 Ge Interface Passivation 8 3.2.1 Ge Interface Preparation 8 3.2.2 Ge Interface Engineering — MISCAP Fabrication 10 3.2.3 Ge Interface Engineering — MISCAP Characterizations 12 2.3 Electrical Characteristics of Ge n+/p Junction 20 2.4 Summary 26 2.5 References 27 Chapter 3 High Mobility Ge (100) n-MOSFETs Fabrication and Characteristics 3.1 Introduction 32 3.2 Overview of Ge n-MOSFETs in Literature 34 3.3 Fabrication of Gate-Last Ge (100) n-MOSFETs 35 3.4 Ge (100) n-MOSFET Characteristics 38 3.4.1 Transfer and Output Characteristics 38 3.4.2 Interface State Density 41 3.4.3 Effective Mobility — Scattering Mechanisms 45 3.5 The Strain Response of Ge (100) n-MOSFETs 49 3.5.1 Bandstructure of Ge and Conduction Band Edge Shift (Deformation Potential Theory) 49 3.5.2 Experimental Setup 51 3.5.3 Results and Discussion — Performance Enhancement by Uniaxial Stress 52 3.6 Summary 56 3.7 References 57 Chapter 4 High Mobility Ge (111) n-MOSFETs Fabrication and Characteristics 4.1 Introduction 61 4.2 Overview of Ge (111) n-MOSFETs in Literature 63 4.3 Fabrication of Gate-Last Ge (111) n-MOSFETs 64 4.4 Ge (111) n-MOSFET Characteristics 65 4.4.1 Transfer and Output Characteristics 65 4.4.2 Interface State Density 67 4.4.3 Effective Mobility — Scattering Mechanisms 69 4.5 The Strain Response of Ge (111) n-MOSFETs 74 4.6 Summary 76 4.7 References 77 Chapter 5 Summary and Future Work 5.1 Summary 78 5.2 Future Work 80 | |
dc.language.iso | en | |
dc.title | 高遷移率鍺金氧半場效電晶體之製備與特性 | zh_TW |
dc.title | Fabrication and Characterizations of High Mobility Ge n-MOSFETs | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 張書通,劉俊秀,羅廣禮 | |
dc.subject.keyword | 鍺,閘極最後製程,高遷移率,表面鈍化,應變,金氧半場效電晶體, | zh_TW |
dc.subject.keyword | Germanium,Gate-Last Process,High Mobility,Surface Passivation,Strain,MOSFET, | en |
dc.relation.page | 81 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2012-08-01 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 2.48 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。