請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16080
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 黃天偉 | |
dc.contributor.author | Yi-Ming Wu | en |
dc.contributor.author | 吳翊銘 | zh_TW |
dc.date.accessioned | 2021-06-07T18:00:21Z | - |
dc.date.copyright | 2012-08-16 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-08-07 | |
dc.identifier.citation | REFERENCE
[1] Rincon-Mora, “Current efficient, low voltage, low drop-out regulators, “ Doctoral Dissertation, Georgia Institute of Technology, Nov. 1996. [2] Xuejin Wang and Bertan Bakkaloglu , “A 2.4-GHz LC-tank VCO with minimum supply pushing regulation technique,” IEEE Radio Frequency Integrated Circuits Symposium Digest of Papers, pp. 91- 94, June 2007. [3] Hiroshi Akima, Aleksander Dec, Timothy Merkin, and Ken Suyama, “A 10 GHz frequency-drift temperature compensated LC VCO with fast-settling low-noise voltage regulator in 0.13μm CMOS,” Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 1- 4, Sept. 2010. [4] Tsung-Hsien Lin, Ruei-Lin Hsu, Cheng-Lung Li, and Ying-Che Tseng, “A 5 GHz, 192.6 dBc/Hz/mW FOM, LC–VCO system with amplitude control loop and LDO voltage regulator in 0.18μm CMOS,” IEEE Microw. Wireless Comp. Lett., vol.17, no.10, pp730-732, Oct. 2007 [5] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid-State Circuits, vol.33, no.2, pp. 179–194, Feb. 1998. [6] KaChun Kwok and Howard C. Luong, “Ultra-low-voltage high-performance CMOS VCOs using transformer feedback,” IEEE Journal of Solid-State Circuits, vol.40, no.3, pp.652-660, Mar. 2005. [7] C.-C. Li, T.-P. Wang, C.-C. Kuo, M.-C. Chuang, and H. Wang, “A 21 GHz complementary transformer coupled CMOS VCO,” IEEE Microw. Wireless Comp. Lett., vol.18, no.4, pp. 278-280, Apr. 2008. [8] Elad Alon, Jaeha Kim, Sudhakar Pamarti, Ken Chang, and Mark Horowitz, “Replica compensated linear regulators for supply-regulated phase-locked loops,” IEEE Journal of Solid-State Circuits, vol. 41, no.2, pp. 413–424, Feb. 2006. [9] V. Gupta, G. A. Rincon-Mora, and P. Raha, “Analysis and design of monolithic, high PSR, linear regulators for SoC applications,” in Proc. IEEE Int. SOCC, pp. 311-315, Sep. 2004. [10] Hon Young and Hang Geun Jeong, ”An accurate analysis of a VCO voltage regulator,” in Proc. IEEE Int. SoC Design Conference, pp.86-88 ,2008 [11] E. Hegazi, H. Sjoland, and A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE Journal of Solid-State Circuits, Vol.36, no.12, pp. 1921-1930, Dec. 2000. [12] C.-H. Lee, K. McClellan, and J. Choma, Jr., “A-supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter,” IEEE Journal of Solid–State Circuits, vol.36, no.10, pp. 1453-1463, Oct. 2001. [13] Xiong Liu and Alan N. Willson, Jr., ”A 3 mW/GHz near 1-V VCO with low supply sensitivity in 0.18μm CMOS for SoC applications,” IEEE International Midwest Symposium on Circuit and System, pp.90-93, 2009. [14] D. Ozis, N. M. Neihart, and D. J. Allstot, “Differential VCO and passive frequency doubler in 0.18 μm CMOS for 24 GHz application,” IEEE Radio Frequency Integrated Circuits Symposium Digest of Papers, pp. 11-13, June 2006. [15] H. H. Hsieh and L. H. Lu, “A low-phase-noise K-band CMOS VCO,” IEEE Microw. Wireless Comp. Lett., vol.16, no.10, pp. 552-554, Oct. 2006. [16] Y.-H. Kuo, J.-H. Tsai, and T.-W. Huang, “A 1.7-mW,16.8% frequency tuning, 24-GHz transformer-based LC VCO using 0.18-μm CMOS technology,” IEEE Radio Frequency Integrated Circuits Symposium Digest of Papers, pp. 79-82, June 2009. [17] J. Yang, C.-Y. Kim, D.-W. Kim, and S. Hong, “Design of a 24-GHz CMOS VCO with an asymmetric-width transformer,” IEEE Transactions on Circuits and Systems-II, vol.57, no.3, Mar. 2010. [18] S. H. Lu, “Design and implementation of the CMOS low-dropout regulators,” Master Thesis, National Taiwan University, Jun. 2005. [19] Roberto Aparicio and A. Hajimiri, “A noise-shifting differential colpitts VCO,” IEEE Journal of Solid-State Circuits, vol.37, no.12, pp. 1728–1736, Dec. 2002. [20] Jri Lee, Mingchung Liu,and Huaide Wang, “A 75-GHz phase-locked loop in 90-nm CMOS Technology,“ IEEE Journal of Solid-State Circuits, vol.43, no.6, pp. 1414–1426, Jun. 2008. [21] P. Mayr, C. Weyers, U. Langmann, ”A 90GHz 65nm CMOS injection-locked frequency divider, ” IEEE International Solid-State Circuits Conference Digest of Technical Paper, pp. 189–199,Feb., 2007. [22] Y.-H. Kuo, J.-H. Tsai, H.-Y. Chang, T.-W. Huang, ”Design and analysis of A 77.3% locking range divided-by-four frequency divider, ” IEEE Transactions on Microwave Theory and Techniques, vol.59, no.10, pp. 2477–2485, Oct. 2011. [23] Jri Lee , and H. Wang, “Study of subharmonically injection-locked PLLs,” IEEE Journal of Solid-State Circuits, vol. 44, no.5, pp. 1539–1553, May 2009. [24] Tai-Cheng Lee and Behzad Razavi, “A stabilization technique for phase-locked frequency synthesizers,” IEEE Journal of Solid-State Circuits, vol.38, no.6, pp.888-894, June 2003 [25] Hamid R. Rategh, and Thomas H. Lee,“Superharmonic injection-locked frequency dividers,“ IEEE Journal of Solid-State Circuits, vol.34, no.6, pp.813-821, June 1999 [26] Shwetabh Verma, Hamid R. Rategh, and Thomas H. Lee “ A unified model for injection-locked frequency dividers,“ IEEE Journal of Solid-State Circuits, vol.38, no.6, pp.1015-1027, June 2003 [27] John G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques, “ IEEE Journal of Solid-State Circuits, vol.31, no.11, pp.1723-1732, Nov. 1996 [28] Rhee. W, “Design of high-performance CMOS charge pumps in phase-locked loops, ” IEEE Int. Symposium on Circuits and Systems, Vol. 2, pp.545-548, 1999. [29] H. I. Pan, “Analysis ,design and implementation of CMOS low dropout regulator,” Doctoral Dissertation, National Taiwan University, July. 2008. [30] C. C. Li, “Design of microwave and millimeter-wave CMOS VCOs,” Master Thesis, National Taiwan University, Jun. 2007. [31] Y. H. Lin, “Design and implementation of low power CMOS RF phase-lock-loop with Cascoded Divider,” Master Thesis, National Taiwan University, July. 2011. [32] S. Ko, J. G. Kim, T. Song, E. Yoon, and S. Hong, “K- and Q-Bands CMOS frequency sources with X-band quadrature VCO,” IEEE Transactions on Microwave Theory and Techniques, vol.53, no.9, pp. 2789-2800, Sep. 2005. [33] Bang S. Lee, “Understanding the terms and definitions of LDO voltage regulators,” Application Reports, Texas Instruments Inc., literature number SLVA079. [34] T.-N. Luo and Y.-J. E. Chen, “A 0.8-mW 55-GHz dual-injection locked CMOS frequency divider,” IEEE Transactions on Microwave Theory and Techniques, vol.56, no.3, pp. 620–625, Mar. 2008. [35] T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa and T. Kuroda, “20-GHz quadrature injection-locked LC dividers with enhanced locking range,” IEEE Journal of Solid-State Circuits, vol.43, no.3, pp. 610–618, March 2008. [36] C. Shen, H. C. Luong ,”A 0.55-V 25-GHz transformer-coupled frequency divider with quadrature outputs,” Asian Solid-State Circuits Conf., pp. 324-327, Nov., 2007. [37] Z.-D. Huang, C.-Y. Wu and B.-C. Huang, “Design of 24-GHz 0.8-V 1.51-mW coupling current-mode injection-locked frequency divider with wide locking range,” IEEE Transactions on Microwave Theory and Techniques, vol.57, no.8, pp. 1948–1958, Aug. 2009. [38] Ahmad Yazdi, Michael M. Green, “A 40Gb/s Full-Rate 2:1 MUX in 0.18μm CMOS,” IEEE International Solid-State Circuits Conference Digest of Technical Paper, pp. 362-363, Feb. 2009. [39] Jri Lee, “High-speed circuit designs for transmitters in broadband data links,” IEEE Journal of Solid-State Circuits, vol. 41, no.5, pp. 1004–1015, May 2006. [40] Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog-Kyoon Jeong, Kim, W., “A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13μm CMOS,” IEEE J. Solid-State Circuits, vol. 41, no.4, pp. 899–908, Apr. 2006. [41] Yanping Ding, and Kenneth K. O, “A 21-GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS, “ IEEE J. Solid-State Circuits, vol. 42, no.6, pp. 1240–1249, Apr. 2007. [42] Olivier Richard, Alexandre Siligaris, Franck Badets, Cedric Dehos, Cedric Dufis , Pierre Busson, Pierre Vincent, Didier Belot, Pascal Urard “A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications, “IEEE International Solid-State Circuits Conference Digest of Technical Paper, pp. 252-254, Feb. 2010. [43] Y.-H. Lin, J.-H. Tsai, Y.-H. Kuo, T.-W. Huang “An ultra low-power 24 GHz phase-lock-loop with low phase-noise VCO embedded in 0.18-μm CMOS Process,“ IEEE Proceedings of the Asia-Pacific Microwave Conference, pp. 1630-1633, Dec. 2011. [44] Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Member, and Akira Matsuzawa, “A low phase noise quadrature injection locked frequency synthesizer for mm-wave applications,“ IEEE Journal of Solid-State Circuits, vol. 46, no.11, pp. 2635–2649, Feb. 2011. [45] Ting Wu, Pavan Kumar Hanumolu, Kartikeya Mayaram, and Un-Ku Moon, 'Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers,' IEEE Journal of Solid-State Circuits, vol. 44, no.2, pp. 427–435, Feb. 2009. [46] Ping-Yuan Deng, and Jean-Fu Kiang, “A 5-GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switched capacitors,“ IEEE Transactions on Circuits and System—I, vol. 56, no. 2, Feb. 2009 [47] Behzad Razavi, “Challenges in the design of frequency synthesizers for wireless applications,“ Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 395–402, Sep.,1997. [48] Wu-Hsin Chen, and Byunghoo Jung, “High-speed low-power true single-phase clock dual-modulus prescalers,“ IEEE Transactions on Circuits and Systems—II, vol. 58, no. 3, Mar. 2009 | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16080 | - |
dc.description.abstract | 在有線或是無線的通訊系統中,隨著操作頻率越來越高。作為系統的表準時脈的高速頻率合成器,就扮演一個重要的角色。然而要實現一個具有低功耗、低相位雜訊以及維持全頻帶穩定的頻率合成器,是有許多困難需要克服的。為了舒緩以上的問題,如何對於各種電路特性做最佳的取捨是重要的議題。
在系統中作為系統標準頻率的時脈產生器,最簡單的方式就是一個振盪器就可以完成。而振盪器電路最重要的指標效能-相位雜訊,對於高階的通訊系統要求十分嚴格。為了讓電路本身的特性不會受到外界雜訊干擾而劣化,我們設計了一個穩壓電路來排除這樣的問題。壓控振盪器在低頻率位移的相位雜訊會受到製成的限制,於是我們便進一步製作了鎖相迴路電路,藉由迴路濾波器的功能來達到近頻雜訊的濾除。 第二章我們介紹了穩壓電路的原理以及特性,第三章我們呈現了內建穩壓電路的壓控振盪器,壓控振盪器使用變壓器回授的技巧來增加電感的品質因素來達到較佳的相位雜訊效能。除此之外,為了增加壓控振盪器對於外界雜訊免疫的能力,設計了一個穩壓電路達到這個效果。此電路的整體功耗為23.4 mW,相位雜訊的特性為-112dBc/Hz在1MHz 位移下。 第四章呈現了兩個K頻段的時脈產生器電路。分別為低功耗低雜訊鎖相迴路以及頻率合成器。其中鎖相迴路,採用了第三章所提到的變壓器迴授的壓控震盪器來達到低相位雜訊。此外我們也使用了疊接式的除頻器,達到低功耗。這個電路的功耗為25mW,相位雜訊的效能達到了-90 dBc/Hz在1MHz位移下,參考頻率突波為 -58dBc。在近期的無線通訊系統中,只用單一個收發機來達到多頻帶的使用已經變成一個趨勢。基於成本考量只使用一個寬頻的頻率合成器,避免使用過多的鎖相迴路,是十分具有吸引力的。基於先前的鎖相迴路設計經驗,我們進一步設計了頻率合成器。此頻率合成器達到了19.2GHz 到20.6 GHz的頻率合成範圍,電路的功耗為 38.6 mW,相位雜訊特性為-76 dBc在1MHz位移下, 參考突波為-40 dBc。 | zh_TW |
dc.description.abstract | As the operating frequency becomes higher, high-speed frequency synthesizer plays an important role in wire line or wireless communication systems. However, to realize a high-speed frequency synthesizer while achieving low power, low phase and full-band stability at the same time has considerable difficulty. To alleviate the above problems, a good tradeoff between them has to be made.
The integrated system needs a clock source to be standard frequency, and a simple way to generate a clock source is to integrate oscillators in system. In high order communication system, it has a strict specification in VCO index performance. Thus, we design a regulator to prevent the noise from outside to deteriorate phase noise performance. However, as the close in phase noise of VCO is dominate by the device itself, we design a phase-locked loop to alleviate this problem. We filter the in band noise by the loop filter in the phase-locked loop. In Chapter 2 , we introduce the design theory and the characteristics of a regulator. In Chapter 3, we present a supply regulated voltage-controlled oscillator(VCO), using transformer feedback technique to enhance the quality factor of the inductor and then achieve a better phase noise. We design a regulator to reject the supply noise additionally. This design consumes 23.4 mW power, and achieves phase noise of -112dBc/Hz at 1 MHz offset. In chapter 4, we present two K-band clock generators. One is a low power, low phase noise phase-locked loop, this work employed TF-VCO mentioned in chapter 3 to alleviate noise issue. Besides, we use cascoded divider to achieve low power. This work consumes 25 mW and achieves phase noise of -90 dBc/Hz at 1MHz offset, reference spur is -58 dBc. Multi-band support by only one transceiver chip becomes a trend in recent wireless communication circuit design. It is highly desirable to have a single wide operation frequency synthesizer, preventing using too many PLL in the multi-band RF transceivers for cost consideration. Based on the previous design, we extend it to be a frequency synthesizer. This work achieves frequency range from 19.2 GHz to 20.6 GHz, consumes 38.6 mW power, phase noise of -76 dBc/Hz at 1MHz offset, and reference spur -40 dBc. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T18:00:21Z (GMT). No. of bitstreams: 1 ntu-101-R99942012-1.pdf: 5238531 bytes, checksum: df7659273c5d11413e53db68a51f8420 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | CONTENTS
口試委員會審定書 # 誌謝 i 中文摘要 iii ABSTRACT v CONTENTS vii LIST OF FIGURES x LIST OF TABLES xiv Chapter 1 Introduction 1 1.1 Background and Motivation 1 1.2 Contribution 2 1.3 Organization of This Thesis 3 Chapter 2 Regulator Design 4 2.1 Introduction of LDO 5 2.2 Definition of Parameter 7 2.2.1 Dropout Voltage 7 2.2.2 Line Regulation 9 2.2.3 Load Regulation 10 2.2.4 Load Step Response 11 2.2.5 Power Supply Rejection Ratio(PSRR) 13 2.2.6 Stability 14 Chapter 3 A K-Band Supply Regulated Transformer -Feedback VCO 20 3.1 Introduction 20 3.2 Architecture and Circuit Design 22 3.2.1 Supply-Regulated Voltage-Controlled Oscillator 22 3.2.2 Transformer-Feedback Voltage-Controlled Oscillator 23 3.2.3 Linear Regulator 25 3.3 Simulation and Measurement 26 3.3.1 Simulation Results 26 3.3.2 Measurement 36 3.4 Chapter Summary 45 Chapter 4 Radio Frequency Clock Generators with Low Power and Low Phase Noise 46 4.1 Introduction 46 4.2 Architecture and Circuit Design of PLL 48 4.2.1 Frequency Plan 48 4.2.2 Transformer-Feedback Voltage-Controlled Oscillator 50 4.2.3 Divider Chain 51 4.2.4 Phase Frequency Detector and Charge Pump 55 4.2.5 Loop Filter 57 4.3 Simulation and Measurement of PLL 58 4.3.1 Simulation Results 58 4.3.2 Measurement 69 4.4 Architecture and Circuit Design of Frequency Synthesizer 76 4.4.1 Frequency Plan 76 4.4.2 Multi-Modulus Frequency Divider 77 4.4.3 Loop Filter 79 4.5 Simulation and Measurement of Frequency Synthesizer 80 4.5.1 Simulation Results 80 4.5.2 Measurement 85 4.6 Chapter Summary 90 Chapter 5 Conclusion 92 REFERENCE 93 | |
dc.language.iso | en | |
dc.title | 互補式金氧半導體射頻時脈產生器之設計 | zh_TW |
dc.title | Design and Implementation of Radio Frequency Clock Generators Using CMOS Technology | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 薛光華,蔡政翰,張鴻埜 | |
dc.subject.keyword | 穩壓器,變壓器回授壓控震盪器,鎖相迴路,頻率合成器, | zh_TW |
dc.subject.keyword | regulator,transformer-feedback voltage-controlled oscillator,phase-locked loop,frequency synthesizer, | en |
dc.relation.page | 96 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2012-08-07 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 5.12 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。