請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/10220
標題: | 採用眼圖監測技術之8Gb/s時脈資料回復電路 An 8Gb/s Clock and Data Recovery Using Eye-Opening Monitor Technique |
作者: | Hui-Wen Hung 洪慧雯 |
指導教授: | 汪重光 |
關鍵字: | 高速有線系統,時脈資料回復電路,眼圖監測機制, high-speed serial link system,clock and data recovery,eye-opening monitor, |
出版年 : | 2011 |
學位: | 碩士 |
摘要: | Traditional CDR circuits can be categorized as PLL-based CDR and oversampling CDR based on its architecture. The sampling position of these CDR circuits is always fixed in the middle of the received data. However, when data is transmitted in channel, it is distorted by some non-ideal factors such as noise, ISI and timing jitter. Therefore, the best sampling position is not at the middle of the received data by BER analysis. In order to apply in different channel conditions and reduce the complexity of the front equalizer, an eye-opening monitor (EOM) CDR circuit is proposed based on the oversampling architecture. In different channel conditions, the EOM CDR circuit can select one clock phase to recover data at the position where has low BER. Furthermore, the EOM is turned off after having selected the most appropriate sampling clock to save the power consumption of CDR circuit.
This EOM CDR circuit is implemented with 90nm CMOS technology, and the core is occupied an area of 0.7mm∗0.8mm. Moreover, this circuit consumes 254mW from 1.0V supply when the EOM turns on, and only costs 61mW after having selected one appropriate sampling clock. Without any pre-equalizer or pre-emphasis circuit, this proposed EOM CDR circuit can recover the 8Gb/s data, which is passing through 30cm FR-4 channel with BER < 10^(−12). |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/10220 |
全文授權: | 同意授權(全球公開) |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-100-1.pdf | 2.2 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。